UW Madison Computer Architecture |
» The use of intermediate memories for low-latency memory access in supercomputer scalar units |
| Sorted by Date | Classified by Faculty | Gurindar S. Sohi and Wei-Chung Hsu. The use of intermediate memories for low-latency memory access in supercomputer scalar units. J. Supercomput., 4(1):5-21, 1990. Download(unavailable) Abstract(unavailable) BibTeX@article{DBLP:journals/tjs/SohiH90, author = {Gurindar S. Sohi and Wei{-}Chung Hsu}, title = {The use of intermediate memories for low-latency memory access in supercomputer scalar units}, journal = {J. Supercomput.}, volume = {4}, number = {1}, pages = {5--21}, year = {1990}, url = {https://doi.org/10.1007/BF00162340}, doi = {10.1007/BF00162340}, timestamp = {Fri, 22 May 2020 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/tjs/SohiH90.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} } Generated by bib.pl (written by Patrick Riley ) on Mon Sep 27, 2021 15:47:03 time=1207019082 |
Page last modified on November 19, 2024 |