| UW Madison Computer Architecture |
» Efficiently enabling conventional block sizes for very large die-stacked DRAM caches |
|
| Sorted by Date | Classified by Faculty | Gabriel H. Loh and Mark D. Hill. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In 44rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2011, Porto Alegre, Brazil, December 3-7, 2011, pp. 454-464, ACM, 2011. Download(unavailable) Abstract(unavailable) BibTeX @inproceedings{DBLP:conf/micro/LohH11,
author = {Gabriel H. Loh and
Mark D. Hill},
editor = {Carlo Galuzzi and
Luigi Carro and
Andreas Moshovos and
Milos Prvulovic},
title = {Efficiently enabling conventional block sizes for very large die-stacked
{DRAM} caches},
booktitle = {44rd Annual {IEEE/ACM} International Symposium on Microarchitecture,
{MICRO} 2011, Porto Alegre, Brazil, December 3-7, 2011},
pages = {454--464},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/2155620.2155673},
doi = {10.1145/2155620.2155673},
timestamp = {Wed, 11 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/micro/LohH11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Generated by bib.pl (written by Patrick Riley ) on Mon Sep 27, 2021 15:47:04 time=1207019082 |
| Page last modified on October 26, 2025 |