» GPU Computing Pipeline Inefficiencies and Optimization Opportunities in Heterogeneous CPU-GPU Processors

| Sorted by Date | Classified by Faculty |

Joel Hestness, Stephen W. Keckler, and David A. Wood. GPU Computing Pipeline Inefficiencies and Optimization Opportunities in Heterogeneous CPU-GPU Processors. In 2015 IEEE International Symposium on Workload Characterization, IISWC 2015, Atlanta, GA, USA, October 4-6, 2015, pp. 87-97, IEEE Computer Society, 2015.

Download

(unavailable)

Abstract

(unavailable)

BibTeX

 @inproceedings{DBLP:conf/iiswc/HestnessKW15,
   author    = {Joel Hestness and
                Stephen W. Keckler and
                David A. Wood},
   title     = {{GPU} Computing Pipeline Inefficiencies and Optimization Opportunities
                in Heterogeneous {CPU-GPU} Processors},
   booktitle = {2015 {IEEE} International Symposium on Workload Characterization,
                {IISWC} 2015, Atlanta, GA, USA, October 4-6, 2015},
   pages     = {87--97},
   publisher = {{IEEE} Computer Society},
   year      = {2015},
   url       = {https://doi.org/10.1109/IISWC.2015.15},
   doi       = {10.1109/IISWC.2015.15},
   timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
   biburl    = {https://dblp.org/rec/conf/iiswc/HestnessKW15.bib},
   bibsource = {dblp computer science bibliography, https://dblp.org}
 }

Generated by bib.pl (written by Patrick Riley ) on Mon Sep 27, 2021 15:47:03 time=1207019082


Page last modified on April 25, 2024