| UW Madison Computer Architecture |
» Cooperative cache partitioning for chip multiprocessors |
|
| Sorted by Date | Classified by Faculty | Jichuan Chang and Gurindar S. Sohi. Cooperative cache partitioning for chip multiprocessors. In Proceedings of the 21th Annual International Conference on Supercomputing, ICS 2007, Seattle, Washington, USA, June 17-21, 2007, pp. 242-252, ACM, 2007. Download(unavailable) Abstract(unavailable) BibTeX @inproceedings{DBLP:conf/ics/ChangS07,
author = {Jichuan Chang and
Gurindar S. Sohi},
editor = {Burton J. Smith},
title = {Cooperative cache partitioning for chip multiprocessors},
booktitle = {Proceedings of the 21th Annual International Conference on Supercomputing,
{ICS} 2007, Seattle, Washington, USA, June 17-21, 2007},
pages = {242--252},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1274971.1275005},
doi = {10.1145/1274971.1275005},
timestamp = {Tue, 06 Nov 2018 11:07:02 +0100},
biburl = {https://dblp.org/rec/conf/ics/ChangS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Generated by bib.pl (written by Patrick Riley ) on Mon Sep 27, 2021 15:47:02 time=1207019082 |
| Page last modified on October 28, 2025 |