Action:
r
rr - manually set the MRU bit for cache line