

Learning gem5

Jason Lowe-Power

http://learning.gem5.org/

What is gem5?



Michigan m5 + Wisconsin GEMS = gem5

"The gem5 simulator is a modular platform for computersystem architecture research, encompassing system-level architecture as well as processor microarchitecture."

Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. **The gem5 simulator**. *SIGARCH Comput. Archit. News* 39, 2 (August 2011), 1-7. DOI=http://dx.doi.org/10.1145/2024716.2024718

This tutorial



This is going to interactive

Work along with me for best results

Ask questions!!

Schedule



Learning Part I	8:30 - 10:00	Learning Part I:
Break	10:00 - 10:30	Building gem5
Learning Part II	10:30 - 12:00	Learning Part II:
Lunch	12:00 - 1:30	• Event-driven simulation
Code Sprint I	1:30 - 3:00	• SimObject parameters
Break	3:00 - 3:30 •	 N Memory system objects Other complete features
Code Sprint II	3:30 - 5:00	• Other gem5 features
	•	Begin sprints!

О

continue sprints:



Building gem5

http://learning.gem5.org/book/part1/building.html

cem5

Let's get started!

> git clone https://gem5.googlesource.com/public/gem5

- > cd gem5
- > git checkout hpca

> scons build/X86/gem5.opt -j5

and now we wait (about 8 minutes)



> scons build/X86/gem5.opt -j5

scons: the build system
that gem5 uses (like
make). See
http://scons.org/

build/X86/gem5.opt: "parameter" passed to scons. gem5's *Sconscript* interprets this. Also, the patch to the gem5 executable.

X86: Specifies the
default build options.
See build_opts/*


opt: version of executable to compile (one of debug, opt, perf, fast)

gem5 architecture

gem5 consists of "SimObjects"

Most C++ objects in gem5 inherit from class SimObject

Represent physical system components




gem5 architecture



gem5 is a discrete event simulator

Event Queue





- 1) Event at head dequeued
- 2) Event executed
- 3) More events queued

We'll cover more after the break

All SimObjects can enqueue events to the event queue



gem5 configuration scripts

http://learning.gem5.org/book/part1/simple_config.html http://learning.gem5.org/book/part1/cache_config.html

gem5 user interface



gem5 completely controlled by **Python scripts**




Scripts define system to model

All (C++) SimObjects exposed to Python


So... let's make one!

Simple config script





Single CPU connected to a memory bus





Simple config script

http://learning.gem5.org/book/_downloads/simple.py



Running gem5

> build/X86/gem5.opt

configs/myscripts/simple.py

build/X86/gem5.opt: the gem5 binary to run configs/.../simple.py:
the configuration
script (config script)

Port interface



system.cpu.icache_port = system.membus.slave
system.cpu.dcache_port = system.membus.slave
...
system.mem_ctrl.port = system.membus.master

Ports connect MemObjects



To register a connection between master and slave, use '=' in Python



Syscall Emulation (SE) mode

process = LiveProcess()
process.cmd = ['tests/.../hello']
system.cpu.workload = process
...
root = Root(full_system = False)

SE mode *emulates* the operating system (Linux) syscalls. No OS runs.


process: an *emulated* process with *emulated* page tables, file descriptors, etc.

Full system mode runs a full OS as if gem5 is a "bare metal" system. Like full virtualization.

Going further: Adding caches



http://learning.gem5.org/book/part1/cache_config.html



Extending SimObjects in Python config

Object-oriented cSwitch!



It's just Python!



class L1Cache(Cache):

• • •

• • •

class L1ICache(L1Cache): def connectCPU(self, cpu): self.cpu_side = cpu.icache_port

Use good object-oriented design!

See text for details

Debugging config files is easy. Just add some print statements! Use Python builtins to provide support for command line parameters.



Understanding gem5 output

http://learning.gem5.org/book/part1/gem5_stats.html

Understanding gem5 output





config.ini: Dumps all of the parameters of all SimObjects. This shows exactly what you simulated. config

config.json: Same as config.ini, but in json format.

stats.txt: Detailed statistic
output. Each SimObject
defines and updates statistics.
They are printed here at the
end of simulation.

stats.txt



Beg	in Simulation S	statistics
sim_seconds	0.000346	<pre># Number of seconds simulated</pre>
sim_ticks	345518000	# Number of ticks simulated
final_tick	345518000	<pre># Number of ticks from # Frequency of simulate # Frequency of simulate</pre>
sim_freq	1000000000000) # Frequency of simulate Sin_Seconds. Hanne Of Stat. This
• • •		shows <i>simulated guest</i> time
sim_insts	5712	# Number of instructions simulated
sim_ops	10314	# Number of ops (including micro
•••		Every SimObject can have its
system.mem_ctr	l.bytes_read::c	$DU_{1}NST = 58264 H N$
system.mem_ctr	l.bytes_read::c	pu.data 7167 # N own stats. Names are what you
•••	······	used in the Python config file
system.cpu.com system.cpu.num	a de la constante de la constan	



A simple SimObject

http://learning.gem5.org/book/part2/helloobject.html

gem5's coding guidelines



Follow the style guide (<u>http://www.gem5.org/Coding Style</u>) Install the style guide when scons asks Don't ignore style errors

Use good development practices Historically mercurial queues Now: git branches?

Adding a new SimObject




Step 1: Create a Python class

Step 2: Implement the C++

Step 3: Register the SimObject and C++ file

Step 4: (Re-)build gem5

Step 5: Create a config script



Step 1: Create a Python class



HelloObject.py from m5.params import * from m5.SimObject import SimObject class HelloObject(SimObject): type = 'HelloObject' cxx_header = 'learning_gem5/hello_object.hh' m5.params: Things like MemorySize, Int, etc. Import the objects we need

type: The C++ class name

cxx_header: The filename for the C++ header file

Step 2: Implement the C++



hello_object.hh

#include "params/HelloObject.hh"
#include "sim/sim_object.hh"
class HelloObject : public SimObject

public:

HelloObject(HelloObjectParams *p);

params/*.hh generated automatically. Comes from Python SimObject definition

Constructor has one parameter, the generated params object.

};

Step 2: Implement the C++

hello_object.cc

HelloObjectParams: when you specify a Param in the Hello.py file, it will be a member of this object.

HelloObject::HelloObject(HelloObjectParams *params)

: SimObject(params)

std::cout << "Hello World! From a SimObject!" << std::endl;</pre>

HelloObject* <u>HelloObjectParams::create()</u>

return new HelloObject(this);

You must **define** this function (you'll get a linker error otherewise). This is how Python config creates the C++ object.



Step 3: Register the SimObject and C++ file

SConscript

Import(*)

SimObject('Hello.py')
Source('hello_object.cc')

Source(): Tell scons to compile this file (e.g., with g++).

Import: SConscript is just Python... but weird.

SimObject(): Says that this Python file contains a SimObject. Note: you can put pretty much any Python in here



Step 4: (Re-)build gem5

Step 5: Create a config script





Instantiate the new object that you created in the config file (e.g., simple.py)

> build/X86/gem5.opt configs/learning_gem5/hello.py

• • •

```
Hello world! From a SimObject!
```

• • •

Simple SimObject code

gem5

http://learning.gem5.org/book/ downloads/HelloObject.py http://learning.gem5.org/book/ downloads/hello object.cc http://learning.gem5.org/book/ downloads/SConscript http://learning.gem5.org/book/ downloads/SConscript



Debug support in gem5

http://learning.gem5.org/book/part2/debugging.html

Adding debug flags



Sconscript



Declare the flag: add the debug flag to the SConscript file in the current directory

DPRINTF(Hello, "Created the hello object");

DPRINTF: macr statements in g Found in "debug/hello.hh"

Debug string: Any C format string

Debugging gem5



> build/X86/gem5.opt --debug-flags=Hello configs/learning_gem5/hello.py

• • •

0: system.hello: Hello world! From a debug statement

debug-flags: Comma separated list of flags to enable. Other options include --debug-start=<tick>, --debug-ignore=<simobj name>, etc. See gem5.opt --help



Event-driven programming

http://learning.gem5.org/book/part2/events.html

Simple event callback

<pre> class HelloObject : public SimObject { private:</pre>	EventWrapper: Convenience class for simple events with no parameters.			
<pre> void processEvent(); EventWrapper<helloobject, &helloobject::processeven="" *p);<="" helloobject(helloobjectparams="" pre="" public:=""></helloobject,></pre>	nt> eve	nt;	processEvent: Callback function to run when event fires.	
<pre>void startup(); };</pre>		startup: Called after all SimObjects instantiated. Schedule local events here		

Simple event callback



```
schedule: Put an event
                                           instance on the event queue.
void
HelloObject::processEvent()
                                           An absolute tick used for
                                           when the event is processed.
   timesLeft--;
   DPRINTF(Hello, "Hello world!"
                 " Processing the event! %d left\n", timesLeft);
    if (timesLeft <= 0) {</pre>
      DPRINTF(Hello, "Done firing!\n");
    } else {
                                             curTick: Returns the current
      schedule(event, curTick() + latency);
                                             simulator time. Useful for
                                            relative time computations.
```

Event SimObject code



http://learning.gem5.org/book/ downloads/hello object1.hh http://learning.gem5.org/book/ downloads/hello object2.cc




SimObject parameters

http://learning.gem5.org/book/part2/parameters.html

gem5

Adding parameters



Param.<TYPE>: Specifies a parameter of type <TYPE> for the SimObject

Param.<TYPE>(): First parameter: default value. Second parameter:

Going further: More parameters



http://learning.gem5.org/book/part2/parameters.html

Included types (e.g., MemorySize, MemoryBandwidth, Latency)

Using a SimObject as a parameter

SimObject-SimObject interaction



MemObjects

http://learning.gem5.org/book/part2/memoryobject.html



Object that is part of gem5's memory system both classic caches and Ruby are MemObjects

Allowed to have MasterPorts and SlavePorts






Unit of transfer between MemObjects

Packets pass between Master and Slave ports


Packets have Request Command Data Much more...












sendTimingResp: The slave finishes
processing the request, and now
sends a response (same packet).


Slave executes request

recvTimingResp: Handles the response from the slave. Returning true means the packet is handled.









return false: Master cannot
currently process the Packet.
Resend the packet later. The Slave's
responsibility to track Packet.

sendRespRetry: Slave can now retry the response.

Master and slave port interface




Master

recv Timing Resp recv Req Retry recv Range Change

Slave


recv Timing Req recv Resp Retry recv Functional get Addr Ranges

Simple MemObject



gem5

Switch!



Going further: Implementing a cache



http://learning.gem5.org/book/part2/simplecache.html

Full implementation of a uniprocessor cache (no coherence support)

Emulation concepts (using STL for associative data)

Vector ports, clocked objects, upgrading and creating packets



Other gem5 concepts

A random assortment



ISA support

gem5 supports many ISA

ARM: ARM Research often contributes and pretty stable
x86: Very complicated, there are a few bugs
RISC-V: Recent contribution. SE mode working. Thanks Alec!
Alpha, MIPS, SPARC, Power: No maintainers. Not very supported.

CPU Models



gem5 exposes a flexible CPU interface

AtomicSimpleCPU: No timing. Fast-forwarding & cache warming.
TimingSimpleCPU: Single-cycle (IPC=1) except for memory ops.
O3CPU: Out-of-order model. Highly configurable.
MinorCPU: In-order model (not fully tested with x86)
kvmCPU: x86 and ARM support for native execution

Full system support



Full system is like a virtual machine.

gem5 exposes a "bare metal" interface

Requires a kernel, disk image, etc.

See http://learning.gem5.org/book/part3/ for simple x86 example

Coherence modeling (Ruby)



"Classic cache" vs. Ruby Classic: MOESI only, Ruby: any protocol Classic: Hierarchical-snooping, Ruby: Snooping or directory or... Classic: Flexible hierarchy, Ruby: Hierarchy baked into protocol Classic: Good baseline CMP, Ruby: Required for coherence study

Ruby protocols in src/mem/protocols SLICC is a DSL for coherence Not much documentation, but many examples! Very flexible network simulation (Garnet)

GPU and device models



AMD recently released a HSAIL GPU model (src/gpu-compute)

Many devices supported for FS simulation Ethernet (and multi-system simulation) VNC for graphics IDE controllers for disks No Mali GPU for ARM VirtIO

Most devices are functional-only

Other features



Probes and tracing

Remote GDB

Dynamically-linked binaries in SE mode

Power modeling and PMU

And many, many, many others

Caveats



gem5 is a tool, not a panacea

Most models are not validated against "real" hardware

See "Architectural Simulators Considered Harmful"

https://doi.org/10.1109/MM.2015.74

There are bugs!



Getting (more) help

Main gem5 wiki: <u>http://gem5.org/</u>

My book:

http://learning.gem5.org https://github.com/powerjg/learning_gem5

Mailing lists: <u>http://gem5.org/Mailing_Lists</u>

gem5-users: General user questions
 (you probably want this one)
 gem5-dev: Mostly code reviews and high-level
 dev talk

gem5 QA (like StackOverflow): <u>http://qa.gem5.org/</u>





Learning gem5 Coding Sprint!

Jason Lowe-Power

http://learning.gem5.org/




Backup slides

Mostly from other versions of this tutorial


Adding caches





The previous example was boring

Let's add some caches!



from m5.params import *

class BaseCache(MemObject):

type = 'BaseCache'
abstract = True
cxx_header = 'mem/cache/base.hh'

size = Param.MemorySize("Capacity")
assoc = Param.Unsigned("Associativity")

•••

• • •

```
tags = Param.BaseTags(LRU(), "Tag ...")
```

cpu_side = SlavePort("Upstream port...")
mem_side = MasterPort("Downstream...")

```
class Cache(BaseCache):
```

type = 'Cache'
cxx_header = 'mem/cache/cache.hh'

Definition of a SimObject



The C++ class for the SimObject. And it's header file.

size: A parameter to theSimObject, of type MemorySize.No default, so it is required inPython config file

e.hh' BaseTags (another SimObject). There is a default, so it is *not required* in Python config files

```
from m5.params import *
```

. . .

```
class BaseCache(MemObject):
   type = 'BaseCache'
   abstract = True
   cxx_header = 'mem/cache/base.hh'
```

```
size = Param.MemorySize("Capacity")
assoc = Param.Unsigned("Associativity")
```

```
tags = Param.BaseTags(LRU(), "Tag ...")
```

cpu_side = SlavePort("Upstream port...")
mem_side = MasterPort("Downstream...")

```
class Cache(BaseCache):
   type = 'Cache'
   cxx_header = 'mem/cache/cache.hh'
```



Ports that connect the cache to the memory system. Again, *masters send* requests, *slaves receive* requests,.

These cannot have defaults. Must specify the sender/receiver in Python config files.



• • •

Cache scripts



http://learning.gem5.org/book/ downloads/caches.py http://learning.gem5.org/book/ downloads/two_level.py





How to make changes to gem5 Adding new SimObjects What's in gem5

Let me know (<u>powerjg@cs.wisc.edu</u>) anything specific to cover!