

Everything should be made as simple as possible, but not simpler—Albert Einstein

LogCA: A High-Level Performance Model for Hardware Accelerators

Muhammad Shoaib Bin Altaf*

David A. Wood

University of Wisconsin-Madison

*Now at AMD Research, Austin TX

Executive Summary


- Accelerators do not always perform as expected
- Crucial for programmers and architects to understand the factors which affect performance
- Simple analytical models beneficial early in the design stage
- Our proposal: LogCA
 - High-level performance model
 - Help identify design bottlenecks and possible optimizations
- Validation across variety of on-chip and off-chip accelerators
- Two retrospective case studies demonstrate the usefulness of the model

Outline


- Motivation
- LogCA
- Results
- Conclusion

Why Need a Model?

“An accelerator is a separate architectural substructure ... that is architected using a different set of objectives than the base processor,, the accelerator is tuned to provide ~~HIGHER PERFORMANCE~~ than with the general-purpose base hardware”




M7: Next Generation SPARC Hotchips-26 2014



Power8 Hpctchips-25 2013


Why a Model?

Encryption algorithm on UltraSPARC T2



Amdahl's Law for Accelerators

Why a Model?




Running the same kernel, accelerators can have different break-even points

Outline

- Motivation
- **LogCA**
- Results
- Conclusion



The Performance Model

- Inspired by LogP [CACM 1996]
- Abstract accelerator using five parameters
 - **L** Latency: Cycles to move data
 - **o** Overhead: Setup cost
 - **g** Granularity: Size of the off-loaded data
 - **C** Computational index: Amount of work done per byte of data
 - **A** Acceleration: Speedup ignoring overheads
- Sixth parameter β generalizes to kernels with non-linear complexity




The Performance Model

- Execution w/o an accelerator
 - $T_0(g) = C_0(g)$
- Execution with one accelerator
 - $T_1(g) = o_1(g) + L_1(g) + C_1(g)$



Granularity independent latency


- Captures the effect of granularity on speedup
- Speedup bounded by acceleration
 - $\lim_{g \rightarrow \infty} \text{Speedup}(g) = A$
- Overheads dominate at smaller granularities
 - $\text{Speedup}(g)_{g=1} = \frac{C}{o+L+\frac{C}{A}} < \frac{C}{o+L}$



Amdahl's law for Accelerators




Performance Metrics

- Right amount of off-loaded data?
- Inspired from vector machine metrics $N_v, N_{\frac{1}{2}}$
- g_1 : Granularity for a speedup of 1
 - g_1 is essentially independent of acceleration
 - Identify complexity of the interface
- $g_{\frac{A}{2}}$: Granularity for a speedup of $\frac{A}{2}$
 - Increasing A also increases $g_{\frac{A}{2}}$




Granularity dependent latency

- Speedup bounded by computational intensity C/L
 - $\lim_{g \rightarrow \infty} \text{Speedup}(g) < \frac{C}{L}$ (*linear algorithms*)
- Speedup for sub-linear algorithms asymptotically decreases with the increase in granularity



Granularity dependent latency


- Computational intensity must be greater than 1 to achieve any speedup
- Computational intensity should be greater than peak performance to achieve $A/2$



Performance metrics help programmers early in the design cycle

Bottleneck Analysis using LogCA

- 10X change in parameter → 20% performance gain
- Helps focus on performance bottlenecks



Outline






- Motivation
- LogCA
- **Results**
- Conclusion

Experimental Methodology

- Fixed-function and general-purpose accelerators
 - Cryptographic accelerators on SPARC architectures
 - Discrete and integrated GPUs
- Kernels with varying complexities
 - Encryption, Hashing, Matrix Multiplication, FFT, Search, Radix Sort
- Retrospective case studies
 - Cryptographic interface in SPARC architectures
 - Memory interface in GPUs

Case Study I

Cryptographic Interface in the SPARC Architecture



◆ LogCA
 ■ L_0.1x
 ▲ o_0.1x
 ✱ C_10x
 ✱ A_10x

Conclusion

- Simple models effective in predicting performance of accelerators
- Proposed a high-level performance model for hardware accelerators
- These models help programmers and architects visually identify bottlenecks and suggest optimizations
- Performance metrics for programmers in deciding the right amount of offloaded data
- Limitations include inability to model resource contention, caches, and irregular memory access patterns

Questions?

