## Gables: A Roofline Model for Mobile SoCs

Mark D. Hill, Wisconsin & Former Google Intern Vijay Janapa Reddi, Harvard & Former Google Intern

### HPCA, Feb 2019

Outline

- Motivation
- Gables Model
- Example Balanced Design
- Wrap Up



### **Executive Summary**

Mobile SoCs have "extreme heterogeneity"

- CPUs, GPUs, DSPs, & 10+ other "IPs" (accelerators)
- Which IPs have potential? How big? How many?
- Need initial answers before authoring IP HW/SW

Gables

- Models give initial answers: Amdahl's Law & Roofline
- Gables: Roofline per IP & apportion concurrent work
- E.g., how much IP[i] acceleration needed?





# Mobile SoCs Run Usecases

	AP	Display	G2DS	GPU	ISP	JPEG	IPU	VDEC	VENC	DSP
HDR+	Х	Х		Х	Х	Х	Х			
Videocapture	Х	Х		Х	Х				Х	
VideocaptureHDR	Х	Х		Х	Х				Х	
VideoplaybackUl	Х	Х	Х	Х				Х		
Google Lens	Х	Х	Х	Х						X

Must run each usecase sufficiently fast -- no need faster Must run all usecases – average irrelevant A usecase uses IPs **concurrently** – more than serially For each usecase, how much IP[i] acceleration needed?



Multicore & Roofline

But less accuracy

Models give first answer, not final answer Gables builds on Roofline → SoC "first answer"

Iron Law

Amdahl's Law

### Moble System on Chip (SoC) & Gables



Gables uses Roofline per IP to provide first answer! What's a Roofline?

### Williams et al., Roofline, CACM 4/2009



Compute v. Communication: Op. Intensity (I) = #operations / #off-chip bytes



Usecase at each IP[i]
Non-negative work f<sub>i</sub> (f<sub>i</sub>'s sum to 1) w/ IPs in parallel
Operational intensity l<sub>i</sub> operations/byte

### **Example Balanced Design Start w/ Gables**





# Gables Math: Roofline / Work Fraction

Roofline:  $MIN(B_{peak} * I, P_{peak})$  $MIN(B_{peak} * I, 1) * P_{peak}) / (1)$  $1 / T_{IP[i]} = MIN(B_i * I_i, A_i) * P_{peak}) / (f_i)$  $f_i \neq 0$  $1 / T_{memory} = B_{peak} * I_{avg}$   $I_{avg} = 1 / \Sigma_{i=1,N-1}(f_i / I_i)$ 

**Perf = MIN(1/T<sub>IP[0]</sub>, ...1/T<sub>IP[N-1]</sub>, 1/T<sub>memory</sub>)** 









# A Gables Workflow for a 1<sup>st</sup> SoC Answer

	AP	Display	G2DS	GPU	ISP	JPEG	IPU	VDEC	VENC	DSP
HDR+	Х	Х		Х	Х	Х	Х			
Videocapture	Х	Х		Х	Х				Х	
VideocaptureHDR	Х	Х		Х	Х				Х	
VideoplaybackUl	Х	Х	Х	Х				X		
Google Lens	Х	Х	Х	Х						X

For each usecase repeat until sufficiently fast
Pick bottleneck IP[i] improve compute/communication Pick non-bottleneck IP[i] reduce cost
Pick IP[i] configs that satisfy all usecases; done if cost ok

### Pixel 2 (Snapdragon 835) w/ Aux. Thermal Mangmt



µBenchmark w/ Qualcomm Snapdragon<sup>™</sup> 835

- All elements load from array & vary FP SP op intensity
- Finds empirical lower bound on rooflines



Preliminary evidence that multiple rooflines useful

### **Gables Paper & Home Page**

Extensions: memory-side buffer, interconnect, serial work

Interactive tool for 2-IP & 3-IP SoCs

Gables Android Source at GitHub

http://research.cs.wisc.edu/multifacet/gables/





## Caveats

### **Base Assumptions**

- SW perfectly parallel
- All IP's concurrent w/ each other & memory BW
- BW limits of Roofline appropriate (proxy for power?)

### But

- Insight but not cycle-level accuracy
- Omits interrupt latencies, etc., to manage IPs
- IP acceleration varying w/ usecase (Roofline ceiling?)
- <your concern here>

## Conjectures

Gables provides a way to conceptualize many-IP SoCs

- Roofline per IP forces early parameter estimation
- Insight for much less work than porting usecases

Operational intensity I<sub>i</sub> zeros in on SRAM utility & reuse

Understanding work fraction  $f_i$  valuable to estimate the acceleration  $A_i$  necessary for each usecase

### SoCs harbinger of extreme heterogeneity elsewhere

### **Executive Summary**

## All models are wrong, but some are useful. –George Box, Statistician, 1987

Gables Mobile SoC Model

- Models give initial answers: Amdahl's Law & Roofline
- Gables: Roofline per IP & apportion concurrent work
- E.g., how much IP[i] acceleration needed?

# Thanks to Mobile Silicon Team @ Google





### **Backup Slides**

### **Consumer System on Chip (SoC) & Gables**



Include Accelerator IP[i]? Or give work to enhanced CPUs
 IP[i] over-provisioned? Make IP[i] acceleration less
 IP[i] over-communicates? IP[i] less compute; more SRAM

## A. Commercial SoCs Hard To Design

Envision usecases (2-3 years ahead) Select IPs Size IPs Design Uncore

Cycle-level simulation later, but....



### What about early before SW written?

### **B. Commercial SoCs Hard To Select**

Envision usecases (years ahead) Port to many SoCs??

Number of SoCs

Early downselect?

Port to few finalists?



SoC MODEL to help early SoC design & selection?

### Conjectures

- 1. Gables is useful for early Mobile SoC planning
- 2. Valuable to scrutinize each IP's Acceleration & BW
- 3. Estimating work fraction for "Goldilocks" IP design
- 4. Operation intensity illuminates IP memory reuse

### Operational Intensity (I<sub>i</sub>) is Function of IP[i] SRAM (M<sub>i</sub>)



Non-linear function that increases when new footprint/working-set fits

#### Should consider these plots when sizing IP[i] SRAM

Ii

Later evaluation can use simulation performance on y-axis

### **Related Work**

Builds on Roofline & Amdahl's Law

Closest: SoC MultiAmdahl [Kelassy et al., CAL'12] Gables adds BW per-IP & chip & uses concurrent work

Gables can be extended

- CPU-GPU "Valley" [Guz et al., CAL'09]
- LogCA interaction overheads [Altaf & Wood, ISCA'17]
- Richer IP models, e.g., [Jog et al., ISMS'15]

## **Toward Validating Gables: Methods**

Experimental Results w/ Qualcomm Snapdragon<sup>™</sup> 835
 Kyro<sup>™</sup> 280 CPU, Adreno<sup>™</sup> 540 GPU, Hexagon<sup>™</sup> 682 DSP

- Micro-benchmark: All IP processing elements
- Load 32b word from array (vary memory footprint)
- Do some SP-FP ops (vary operational intensity)

### Metric: Roofline Estimate

- Op speed × #concurrent ops  $\rightarrow$  upper bound **not used**
- Empirically probe --> lower bound **used**

### **Toward Validating Gables: Results**

CPU IP[0]:  $P_{peak} = 7.5 \text{ GF/s } \text{\& min}(B_0, B_{peak}) = 15.1 \text{ GB/s}$ GPU IP[1]:  $A_1 = 349.6/7.5 = 46.6 \text{\& } B_{peak} = 24.4 \text{ GB/s}$ 

Perf. v. f=0 &  $I_0 = I_1 = 1$ 100 Performance improvement factor over IP[0] 50 1. Data noisy 2. Diff. work each line 10 128 3. Low I: CPU better 256 512 4. High I: GPU 1024 0.5 Operational speedup I=1K, 39X 0.75 0 0 1 2 5 0.5 0.625 0.875 Intensity Fraction (f) of work offloaded to the accelerator IP[1]

## **Gables Glossary**

### SoC HW Inputs

- P<sub>peak</sub> & B<sub>peak</sub> CPU perf. & off-chip BW from Roofline
- A<sub>i</sub> & B<sub>i</sub> acceleration & BW for each IP[i]

### SW Usecase Inputs

- **f**<sub>i</sub> fraction work at each IP[i]
- I<sub>i</sub> operational intensity at each IP[i]

Output

• P<sub>attainable</sub> SoC performance upper bound