



# Minimally Ordered Durable Datastructures for Persistent Memory

Swapnil Haria, Mark D. Hill, Michael M. Swift







**ASPLOS 2020** 

# **Executive Summary**

Persistent memory enables recoverable applications


Analysis on Intel Optane memory reveals:

- ~73% of runtime is overhead: mostly flushing data to PM
- Overlapping flushes reduces flush costs by 75%

Minimally Ordered Durable (MOD) Datastructures:


- C++ datastructures: easy to use & good performance
- Increases flush overlap with techniques from functional datastructures
- ~40% speedup compared to PMDK-STM
- Code at <a href="https://zenodo.org/record/3563186">https://zenodo.org/record/3563186</a>


## Outline





#### BACKGROUND






### **MOD DATASTRUCTURES**


#### **EVALUATION**


## Outline





BACKGROUND





**MOD DATASTRUCTURES** 

#### **EVALUATION**


### Persistent Memory is Here!

User-space access to non-volatile memory

Enables recoverable applications with durable in-memory data




# Programming Challenges




### Background: Software Transactional Memory

| CACHE<br>array<br>Y Y |                                   |
|-----------------------|-----------------------------------|
| LOG Index1=X          | FLUSH LOG<br>FENCE: LOG DER ABLE! |
| PM<br>array           | FLUSH DATA                        |
| X Y<br>LOG            |                                   |


## Background: Software Transactional Memory




## **PMDK-STM** performance on Optane




## PMDK-STM performance on Optane



## **PMDK-STM** performance on Optane




# Flush (CLWB) Overheads on Optane




12


# Flush (CLWB) Overheads on Optane




## Outline









#### BACKGROUND

### **MOD DATASTRUCTURES**

#### **EVALUATION**

# Goal: Minimize Ordering!

Reduce FENCEs (ordering), even if extra computation required

How to provide failure-atomicity with minimal ordering?


Shadow Paging: Out-of-place updates instead of overwriting data


# Background: Shadow Paging

#### shadow = array // Create shadow copy

shadow[index1] = X
shadow[index2] = Y
FLUSH (shadow)
FENCE

// Application uses shadow subsequently
array = shadow






## **Cue Functional Datastructures!**

Purely Functional datastructures are immutable

Implemented as efficient trees: Hash Array Mapped trie, RRBTree

Copying overheads reduced by structural sharing



## Minimally Ordered Durable Datastructures

Recoverable datastructures adapted from existing functional ones Durability: PM allocator + Flushes Failure-Atomicity: Fences + out-of-place updates


Leverage 20+ years of work from functional programming community

Read/Write APIs that hides flushes, fences, out-of-place updates


### Atomic Update of Single Datastructure

#### Update(arrayPtr, index, value) // Atomic, Durable w/ 1 FENCE

arrayPtr



### Atomic Update of Single Datastructure



# Advanced MOD usages

### Multiple Atomic Updates to One Datastructure (in the paper)



### Atomically Updating Multiple Datastructures



# 3: Updating Multiple Datastructures

```
ds1PtrShadow = ds1Ptr->Update1(updateParams1)
ds2PtrShadow = ds2Ptr->Update2(updateParams2)
...
CENCEt (ds1Ptr, ds1PtrShadow,
Begin-TXd{2Ptr, ds2PtrShadow, ...)
ds1Ptr = ds1PtrShadow
ds2Ptr = ds2PtrShadow
...
```


} End-TX

**All Flushes** 

**Overlapped** 


## 3: Updating Multiple Datastructures

```
ds1PtrShadow = ds1Ptr->Update1(updateParams1)
ds2PtrShadow = ds2Ptr->Update2(updateParams2)
```



Paper describes alternate method w/o transactions that handles many such cases

## Outline



BACKGROUND

### **MOD DATASTRUCTURES**

# **Evaluation Methodology**


Used C++ library of functional datastructures: <a href="https://github.com/arximboldi/immer">https://github.com/arximboldi/immer</a>


Used off-the-shelf persistent memory allocator: <a href="https://github.com/hyrise/nvm\_malloc.git">https://github.com/hyrise/nvm\_malloc.git</a>


MOD library released at: <u>https://zenodo.org/record/3563186</u>


Compared against Intel PMDK v1.5 (hybrid undo-redo logging): <a href="https://github.com/pmem/pmdk">https://github.com/pmem/pmdk</a>











# Summary

Persistent memory enables recoverable applications

Analysis on Intel Optane memory reveals:

- ~73% of runtime is overhead: mostly flushing
- Flushing overhead reduces by 75% with flush overlap

Minimally Ordered Durable Datastructures:

- C++ datastructures: easy to use & good performance
- Increases flush overlap with techniques from functional datastructures
- ~40% speedup compared to PMDK-STM
- Code at <a href="https://zenodo.org/record/3563186">https://zenodo.org/record/3563186</a>