



OpenRISC RTL +
new reliability technique


Architectural state
(PC, Register writes...)



Add fault injection logic




Add logic to log
architecture state



B
Propagation delay,
circuit level logic faults

Fault
Vector



C
Arch
Error Trace