RETARGETABLE CODE GENERATION AND OPTIMIZATION USING ATTRIBUTE GRAMMARS

by

Mahadevan Ganapathi

Computer Sciences Technical Report #406

December 1980
RETARGETABLE CODE GENERATION AND OPTIMIZATION
USING ATTRIBUTE GRAMMARS

BY
MAHADEVAN GANAPATHI

A thesis submitted in partial fulfillment of the
requirements for the degree of

Doctor of Philosophy
(Computer Sciences)

at the

UNIVERSITY OF WISCONSIN-MADISON

1980
Retargetable Code Generation and Optimization

using Attribute Grammars

Mahadevan Ganapathi

Under the supervision of

Associate Professor Charles Nicholas Fischer

Abstract

Attribute grammars are used to specify translations from an intermediate representation (a linear representation of parse-trees) to a target code representation of programs. A code generator may be obtained automatically for any compiler using attributed parsing techniques. A compiler built on this model can automatically perform most popular machine-dependent optimizations, including peephole optimizations. The code generator is also easily retargetable to different machine architectures. Implementations of a code generator based on this model exist for the VAX-11/780 and the PDP-11/70.
I dedicate this dissertation to

THE FLUTE PLAYER of the Jamuna banks

and also to

Koma Patti, my parents (Mahadevan and Sulochana),
Uma, Kamala Babu, Bhanubhai and Indira mami

who have always provided encouragement and have been primarily responsible for my success in life
Acknowledgements

Charlie Fischer taught me parsing theory and compiler construction. He provided motivation, encouragement and transformed my ideas into a dissertation.

Raphael Finkel, Will Leland, Dave DeWitt and Bob Cook improved the readability of this thesis. Johannes Heigert, Steve Scalpone, Don Neuhengen and Keith Thompson provided invaluable help in the implementation of this thesis.

Ed Desautels and my colleagues at the Systems Lab have made my four years of stay very pleasant and most enjoyable. Some of them have been a source of many thought-provoking discussions (and also entertainment, especially during late hours!).

Don Dietmeyer has been a source of inspiration in logic design and digital hardware. Len Uhr, Larry Landweber and Jim Goodman have been a source of many pleasant conversations.

Finally, the Kohler Foundation and the Graduate School provided fellowship support for the past year.

I am grateful to all these people and I thank them all.
Contents

1. Introduction
   1.1 Motivation 1
   1.2 Goals 2
   1.3 Code-Generation Research 3
   1.4 Thesis Organization 9

2. Intermediate Representation
   2.1 Machine-Independent Phases 10
   2.2 Design Considerations 12
   2.3 Attribute Grammars 14
   2.4 Attributed Prefix Notation 15
   2.5 Storage Assignment and Display set-up 24

3. Attribute-Grammar Machine Description
   3.1 Architecture Primitives 31
   3.2 Attribute-Grammar Productions 32
   3.3 Transfer Code Sequences 35

4. Code-Selection Issues
   4.1 Code-Generator Generator 46
   4.2 Instruction Pattern-Matching: 47
      Attributed Parsing with 48
      Contextual Predicates
   4.3 Code-Generation Algorithm 50
   4.4 Examples of Parsing Algorithm using Attributes 55

5. Machine-Dependent Optimization
   5.1 Handling Special Instructions 61
   5.2 Delaying Code Generation 64
   5.3 Subsuming Code 66
   5.4 Deleting Redundant Code 68
   5.5 Back Patching 69
   5.5 Time versus Space Optimizations 70

6. Implementation and Results 73

7. Conclusions 88
Bibliography

Appendices
A. Intermediate Representation 104
B. Addressing-Mode Tables 106
C. Op-code Tables 108
D. VAX-11/780 Attribute Grammar 111
E. PDP-11/70 Attribute Grammar 123
F. Implementing Disambiguating Predicates in CFGs 130
Chapter 1: Introduction

1.1 Motivation

The past decade has seen a number of attempts at automating the process of building code generators for compilers. Interest in this area is motivated by the following factors:

(1) Advances in hardware technology (microprogramming and VLSI) have led to the design and manufacture of a large number of diverse computer architectures (Intel-8086, Z-8000, MC-68000, TMS-9900).

(2) Advances in programming language design have led to the design of a large number of sophisticated programming languages (Pascal, Ada, Bliss, C, Fortran 77).

(3) Portable compilers producing high quality code for a variety of machine architectures are needed [Wulf 79].

(4) Such compilers must rest on a formalization of machine-dependent aspects of compilation including,

- (a) storage and temporary allocation,
- (b) code generation,
- (c) machine-dependent optimization.
1.2 Goals

The aims of this research are:

(1) to design an intermediate representation that is flexible enough to accommodate the diversity of popular programming languages,

(2) to use Attribute Grammars [Knuth 68] as a formal means of describing a machine architecture for purposes of code generation,

(3) to derive efficient code generators from such formal specifications and

(4) to generate high quality code by incorporating a large number of popular machine-dependent and peephole optimizations.
1.3 Code Generation Research

Previous research in code generation can be broadly classified into three categories: formal treatments [Newcomer 75, Aho 76], interpretive approaches [Elson 70, Richards 71, Wilcox 71, Donegan 73, Young 74, Ammann 77, Donegan 79] and descriptive approaches [Miller 71, Weingart 73, Snyder 75, Johnson 77, Fraser 77, Glanville 77, Ripken 77, Johnson 78, Glanville 78, Cattell 78, Cattell 79, Cattell 80, Graham 80, Wulf 80b]. For an extensive review and critique of these approaches, the reader may refer to [Ganapathi 80].

Formal treatments thus far have considered arithmetic expressions only. Interpretive approaches are improvements over ad-hoc code generation (because only P+M translators are needed to implement P languages on M architectures). But in such schemes machine descriptions are intermixed with the code generation algorithm. Retargeting thus requires changing the code generator for every new machine.

Descriptive approaches separate the machine description from the code generation algorithm, providing a higher degree of portability. In such schemes, pattern matching is used to replace interpretation. Fraser, Glanville, Ripken and Cattell have tried to derive code generators automatically from a machine description, although their methods
are very different. They differ principally in
(a) the amount of processing that must be done by other
parts of a compiler,
(b) the way multiple matches between machine instructions
and source-language operations are handled,
(c) code generation speed and
(d) quality of generated code.

Fraser's rule based system is inefficient and its portabil-
ity is questionable. He uses ad-hoc, machine-specific
rules to perform storage allocation. His code generator is
also very slow: It generates one line of assembler code
each second on a PDP-10 KA10. Furthermore, redundant loads
and stores are often emitted. It is not clear how his code
generator can use special machine instructions to yield op-
timized code (e.g. an increment instead of an add by one).

Ripken extended Aho and Johnson's algorithm [Aho 76] to
generate locally optimal code. He also considered the in-
teraction between different phases in a compiler. However,
an implementation of his dynamic programming algorithm can
be expected to be prohibitively slow.

Glanville's code-generation algorithm is derived from
context-free parsing theory [Aho 73]. Storage is assumed
to be bound by other phases of a compiler. His implementa-
tion is very efficient because standard context-free pars-
ing techniques (which forbid back-up) are used. But, because of pure context-free matching, in certain cases it fails to generate optimized code (e.g. using indexing to avoid explicit addition in an addressing context). Furthermore, side effects and condition-code settings are ignored. Multiple matches of instruction patterns with the intermediate representation result in shift/reduce or reduce/reduce conflicts during bottom-up parsing. Such matches are always resolved in favor of the longest pattern. In many cases such a heuristic resolution fails to produce optimized code. For example, the VAX-11/780 has both two-address and three-address addition. Sometimes, a two-address op-code is preferable (e.g. for \( A := A + B \)), whereas in other instances a three-address op-code is better (e.g. for \( A := B + C \)).

Cattell designed a more complete code generator with a fixed set of operations for TCOL (an intermediate language). A recursive goal-directed heuristic search algorithm is used to derive code sequences in cases of operator mismatches between TCOL representations and target-machine templates. Such automatic derivation using axioms and a goal-directed heuristic search is not practical for a variety of machine instructions. Sometimes, it is very hard and time consuming (if not impossible) for a code generator to derive certain code sequences automatically.
These code sequences include floating-point operations on machines that do not support floating-point arithmetic, 2n-bit arithmetic on n-bit architectures and 'branch if equal' or 'branch if greater or equal' on the Intel-8080 (which require a large number of instructions). Optimal code sequences that use auto-increment/decrement and recognize equivalent storage locations cannot be produced.

Glanville's scheme seems to be the most practical. However, his scheme requires other phases of the compiler to perform a significant amount of machine-dependent work (storage assignment, allocation of temporary operands, stack management, run-time display set up and linkage during procedure calls).

Our approach can be viewed as an extension to Glanville's scheme. Semantics and context in the form of attributes are used to control parsing of the intermediate form. Multiple matches between instruction patterns and the intermediate representation are resolved using disambiguating predicates [Milton 77]. The use of such predicates is a key point in this dissertation. Attribute grammar productions and disambiguating predicates not only provide considerable flexibility in retargeting the code generator, but also enhance the readability of the implementation and facilitate efficient optimizations.
We use a more complete machine description (including addressing modes and machine data-types, e.g. bytes, words, quadwords). Unlike Fraser or Cattell, we do not use ISP [Bell 71] (a CHDL: computer hardware description language) as a starting point. Lengthy code would be necessary to describe hardware stacks and floating point instructions. CHDLs are essentially programming languages with special features to describe digital hardware. Processing them to extract higher level abstractions (as needed in code generation) is as hard as writing a compiler for a programming language. For code generation it seems better not to spend a significant amount of effort translating procedural machine descriptions. Furthermore, in practice, an implementor using a machine manual can easily write new instruction descriptions [Graham 80]. Therefore, we resort to formal mechanisms for which easy and efficient translators are feasible. In light of the above, we re-state our research goals:

(1) structure the code generation process so that target machine dependency does not taint other phases of a compiler. Interfacing the code-generator package with other phases of a compiler should therefore become considerably easier.
(2) devise a simple and clean model of code generation and machine-dependent optimization using attribute grammars; ideally, one that is simpler and cleaner than Newcomer's and Cattell's means-end-analysis model [Newell 69].

(3) retain the speed and efficiency of Glenville's approach by using a fundamentally single-pass code generation scheme.

(4) include machine-dependent optimizations that have not been included in other portable code-generators. These optimizations include choosing between three-address and two-address instructions, subsuming (via auto-increment) additions widely separated from the current instruction (in effect, 'floating' an addition across many instructions), subsuming subtractions via autodecrement in a similar fashion, removing redundant loads and stores, replacing memory references by register references, delaying operand movement into costlier storage locations and span-dependent optimizations [Szymanski 78, Szymanski 80]. Such optimizations are hard to incorporate as a separate pass of peephole optimization [Fraser 79] since the instruction could have effects outside the window (e.g. condition-code setting and register contents).
1.4 Thesis Organization

The task of implementing a portable code generator is divided into:

(1) design of an intermediate representation (Chapter 2),
(2) attribute grammar machine description (Chapter 3),
(3) code selection (Chapter 4),
(4) machine-dependent optimization (Chapter 5).

Each chapter includes a brief review of the state of the art in its area. Implementation results, both for the VAX-11/780 and the PDP-11/70, are presented in Chapter 6. Ideas for improvements to our implementation and future research in code generation are in the conclusions (Chapter 7). Details of the design of the intermediate representation and complete attribute grammar descriptions for the VAX-11/780 and the PDP-11/70 are included as appendices.
Chapter 2: Intermediate Representation

This chapter discusses the machine-independent phases of a compiler and the intermediate representation (IR) we will employ. Design considerations for a machine-independent/language-independent IR, which forms the input language for a portable code generator, are outlined. A Polish-prefix representation is used in our implementation. The use of attributes in such a representation to assign storage and set up displays is described.

2.1 Machine-Independent Phases

The major phases of a compiler's machine-independent structure are:

1) lexical analysis (scanning),
2) syntax analysis (parsing) with associated (optional) syntax error correction and recovery [Graham 79, Fischer 80],
3) semantic analysis (e.g. type checking, procedure parameter checking and type coercions) and
4) machine-independent optimizations, some of which are done at the source level while others are achieved as IR to IR transformations [Standish 76].
Examples of these machine-independent optimizations are:

(a) global flow analysis [Kennedy 71, Allen 72, Kildall 73, Ullman 75],

(b) optimizations involving constants, such as folding (excluding pointer arithmetic in address computations) and constant propagation [Aho 77], arithmetic on constants, strength reduction, replacing exponentiation to a constant power with multiplication and unrolling loops with constant step and limits,

(c) expression optimizations, such as common sub-expression elimination, expression transformations exploiting associative, commutative and distributive laws, arithmetic identities (e.g. addition to zero and multiplication by one), Boolean short-circuit evaluation and use of unary complement operators [Frailey 70],

(d) pre-planning strategies that estimate optimum use of registers (e.g. global register allocation [Johnsson 75] and temporary allocation [Sethi 70]),

(e) frequency reduction (moving operations out of frequently executed regions), such as hoisting loop-invariant computations and removing multiplication from a loop by detecting linear expressions involving induction variables (variables that assume values in an arithmetic progression) [Aho 77].
Not all of these optimizations are used in production compilers. Some are difficult to implement (e.g. detecting all induction variables in a program is unsolvable; optimal expression-evaluation order in the presence of common sub-expressions is NP-complete); others may be unsafe (use of associativity with floating point addition) or irrelevant (Sethi-Ullman register optimization for stack computers or machines with asymmetric registers). However, portable code generators can use information gathered by some of these optimization algorithms (e.g. Johnsson's TNBIND and Sethi-Ullman computations) to bind registers. The IR should therefore provide a facility for allowing optimizing front-ends to express their resource allocation intentions. However, it must be the decision of the code generator to either satisfy these requests or ignore them, depending on the resources available in the target machine.

2.2 Design Considerations

Within a single compiler, an IR such as quadruples, triples or trees [Aho 77] is normally used for object code optimization. Among portable compilers an IR also serves to distinguish language-dependent issues from machine-dependent issues. Therefore, the design of an IR is critical to compiler portability, code generator portability and efficien-
Considerations involving the design of a common IR for a family of retargetable compilers are:

1. The 'level' of an IR determines the work to be redone in either transporting a compiler to a new machine or using the same code generator for a new source language. If the level is too high, language dependencies creep in. Similarly if the level is too low, machine dependencies seem unavoidable.

2. From UNCOL [Strong 58, Steel 61] experience, it seems impossible for a single IR to satisfy the requirements of all programming languages. To avoid compromises or inefficiencies, IRs should be flexible. Such a need is addressed in the Janus [Coleman 73] family of abstract machines and the TCOL [Wulf 80a] family of IRs. While Janus was developed to study portable compilers, TCOL is more ambitious in using the same family of IRs (e.g. TCOLAda, TCOLJovial) for, among other things, generation of verification conditions, language-oriented editing and code generation.

3. The IR strongly influences the efficiency of code generation algorithms. Portable code generators commonly match the IR with instruction patterns of the target machine. Pattern matching in a tree is not as well understood as string matching. Most tree-matching algorithms rely on heuristics, and the results are not
provably correct. String matching is quite well understood, and efficient (i.e. linear) algorithms exist to parse strings. Also, typical parsers such as YACC [Johnson 75] use very simple drivers.

We will use a linearized Polish-prefix notation augmented with attributes (e.g. type, scope of a variable, register preference and context in which local evaluation takes place) to convey information to the code generator. The next section is a brief excursion into attribute grammars.

2.3 Attribute Grammars

Attribute grammars were proposed by Knuth [Knuth 68] as a means of formally specifying semantics within the context free grammar of a language (CFG). For a formal definition of attribute grammars or affix grammars, see [Koster 74, Lewis 76, Milton 77, Watt 77, Raiha 80]. Intuitively, each grammar symbol in a CFG is allowed to have a fixed number of associated values, termed attributes, whose domains may be finite or infinite. As an input is parsed, attributes are evaluated. The resulting syntax tree augmented with attributes represents the semantics of the input. The attributes associated with a given symbol may be synthetic or inherited. Synthetic attributes (which we denote by prefixing them with a '↑') are used to pass information up a
parse tree. Inherited attributes (prefixed with a '↓') are used to pass information down a parse tree. Each context-free production has an associated set of attribute evaluation rules. All rules can be packaged into predicate symbols (which check for attribute correctness) or action symbols (which compute new attribute values). To evaluate an action symbol, its inherited attributes are first made available. The action symbol is then applied; its synthetic attributes are computed as a result. This model makes it very easy to implement action symbols as subroutine calls.

Attribute grammars have been used as an effective tool to structure the translation phase of compilers [Watt 74, Lewis 76, Milton 79]. Our use of attribute grammars in code synthesis (storage allocation, code generation and machine-dependent optimization) should complement their traditional usage.

2.4 Attributed Prefix Notation

Linear notations can be classified as tuples (e.g. triples or quadruples that require explicit temporary specification) and strings (e.g. Polish-prefix, infix and postfix) that do not need explicit temporary specification. The number of temporaries required in the evaluation of an ex-
pression is often a machine-dependent issue. For example, the statement "A := B + C" requires one temporary on two-address machines (such as the PDP-11/70) but none on three-address machines (such as the VAX-11/780). The quadruple representation of the above statement is:

(+, B, C, T_a)

(:=, A, T_a).

To generate three-address code requires a separate optimization pass to eliminate extraneous temporaries (T_a in the above example).

Infix notation is ambiguous without parentheses. Prefix notation is preferred to postfix for the following reasons (the discussion assumes a single-pass processing of the IR):

1. Many architectures have non-orthogonal instruction sets. Some op-codes require operands to be in special machine locations (e.g. even-odd register pairs for multiplication and division on the IBM-370 and PDP-11/70, registers for operand movement on the Intel-8086). In postfix notation, an operand is encountered before its operator, and until the operator is seen the other associated operand is not known. The code generator might therefore have to back up in special cases to fix the operands (i.e. move them to valid locations).
(2) The context in which an expression is to be evaluated should be known prior to evaluation of the expression. For example, A < B requires an explicit Boolean result when evaluated in the context: C := A < B but does not need one in the context: IF A < B.

(3) Even if the IR-context does not require an explicit Boolean result, the instruction set of the target machine may nevertheless require creation of an explicit result. For example, a Boolean OR on the PDP-11/70 or the VAX-11/780 (bis) will always produce an explicit result. Furthermore, the VAX-11/780 provides a choice between a two-address (bis2) and a three-address (bis3) OR. In a conditional-statement context such as IF A OR B, bis3 will be used; in an assignment context (e.g. A := A OR B), bis2 may be preferable.

(4) Knowledge of the immediate destination of a result can influence the choice of operands for machine instructions. For example, a new temporary is unnecessary if the lefthand side of an assignment can store temporary results. It is therefore valuable to know the lefthand side of an assignment before encountering the righthand side.

The notation developed in this dissertation is essentially Polish-prefix with operators having a fixed number of operands. We augment this notation with attributes for
operators and operands to carry forward semantic information essential for address-binding, code optimization and resolution of conflicts in cases of multiple matches during code selection. Some examples of attribute values we use are:

\[ \uparrow c \] character data type
\[ \uparrow i \] integer data type
\[ \uparrow l \] long-integer data type
\[ \uparrow p \] pointer data type
\[ \uparrow r \] real data type
\[ \uparrow C \] variable accessed through 'static chain'
\[ \uparrow D \] variable accessed through display
\[ \uparrow E \] external procedure or function
\[ \uparrow F \] function or procedure name
\[ \uparrow G \] global variable
\[ \uparrow L \] local variable
\[ \uparrow O \] push parameters in opposite (reverse) order
\[ \uparrow P \] procedure or function parameter
\[ \uparrow R \] register preference
\[ \uparrow S \] variable to be placed in static area
\[ \uparrow T \] optimize object-code for execution speed

We have a prototype IR processor that uses LEX [Lesk 79]. The complete IR specification is given in Appendix A. The following examples illustrate IR-form programs for binary search written in Modula and string comparison in C.

Notation:

`:` beginning of declaration
`
` opening of new scope
`;` end of variable declarations
`:=` assignment
`@` indirection
`#` address of variable
`goto` unconditional branch
`!` end of current scope
`call` procedure or function call
`relop` test and jump (takes two operands and a label)
`Ørelop` relational with second operand implicitly Ø.
MODULE main; (* Modula program to search for an item *)

USE
printd; (* system procedure for output *)
CONST
num_items = 10;

VAR
item : ARRAY 1..num_items OF INTEGER;
index : INTEGER;
result : INTEGER;

PROCEDURE printd (n:INTEGER);

PROCEDURE binary_search (number:INTEGER):INTEGER;

VAR
low, high, middle : INTEGER;
BEGIN
low := 1;
high := num_items;
REPEAT
middle := (low + high) / 2;
IF item[middle] >= number THEN
  low := middle + 1;
END;
IF item[middle] <= number THEN
  high := middle - 1;
END;
UNTIL low > high;
IF (low + 1) > high THEN
  binary_search := middle;
ELSE
  binary_search := 0;
END;
END binary_search;

BEGIN (* body of main program *)
index := 1;
REPEAT
  item[index] := index;
  INC (index);
UNTIL index > num_items;
result := binary_search (5);
IF result <> 0 THEN
  printd (result);
END;
END main.
An experimental Modula front end produced the following IR:

```plaintext
: main { " comments are enclosed within quotes "
  : item ↑G ↑l0 ↑l1 " l0 times size of long datum "
  : index ↑G ↑l1 ↑l1
  : result ↑G ↑l1 ↑l1
  : adritem ↑S ↑l1 ↑p ↑R " compiler-generated name "

  : binary_search ↑l1 ↑f ↑l1 {" return long datum "
    : number ↑p ↑l1 ↑l1
    : low ↑L ↑l1 ↑l1
    : high ↑L ↑l1 ↑l1
    : middle ↑L ↑l1 ↑l1
    : arraybase ↑L ↑l1 ↑p ↑R " Compiler-generated "

    := low 1
    := high l0
    := adritem ↑ # item

L20 " repeat scope begins "
    := middle / + low high 2
    " increment adritem by middle * size of long "
    := arraybase + adritem * middle SIZE↑l
    " if array element (a long datum) is less
    than number, branch to label L21 "
    < @↑l1 arraybase number L21
    := low + middle 1
    L21 > @↑l1 arraybase number L19
    := high - middle 1
    L19 <= low high L20 "repeat scope ends"
    <= + low 1 high L23
    := binary_search middle
goto proceed_end

L23 := binary_search 0
proceed_end } " procedure declaration ends "

:= index 1
  " obtain address of first item "
:= adritem + # item SIZE↑l
L30 " repeat scope begins "
    := @↑l adritem index
    " advance to next element of array "
    := adritem + adritem SIZE↑l
    := index + index 1
    <= index 10 L30 " repeat scope ends "
    := result call binary_search↑l 5
    0= result L31
call printd↑l result

L31 }
```
The target code produced by our code generator for this IR is compared (in Chapter 6) with that produced by C compilers on the VAX-11/780 and the PDP-11/70 for the following equivalent C program:

```c
#define NUM_ITEMS 10
int item[NUM_ITEMS+1];
int index;
int result;

binary_search(number)
int number;
{
    int low, high;
    register int middle;
    low = 1;
    high = NUM_ITEMS;
    do
    {
        middle = (low + high) / 2;
        if(item[middle] >= number)
            low = middle + 1;
        if(item[middle] <= number)
            high = middle - 1;
    } while(low <= high);
    if((low + 1) > high)
        return(middle);
    else
        return(0);
}

main()
{
    index = 1;
    do
    {
        item[index] = index;
        index++;
    } while(index <= NUM_ITEMS);
    result = binary_search(5);
    if(result != 0)
        printd(result);
}
As another example, consider the IR translation for the following C program:

```c
#define SAME 0
#define DIFF 1

main(argc, argv)
    int argc;
    register char **argv;
{
    /* C program for string comparison */
    register char *arg;

    if(argc > 2) { /* more than 2 arguments */
        arg = *(argv + 1);
        /* check if argument '-p'
         * appears on command line */
        if(*arg == '-' && *(arg + 1) == 'p') {
            /* compare first eight
             * characters of next
             * two arguments */
            if(strncmp(*(argv + 2),
                      *(argv + 3),
                      8)
               == SAME)
                exit(1);
        }
    }
    exit(0);
}

strncmp(str1, str2, len)
    register char *str1, *str2;
    register int len;
{
    /* string compare function compares character
     * by character; returns true if identical
     * otherwise returns false */
    register int i;

    for(i = 0; i < len; i++)
        if(*str1++ != *str2++)
            return(DIFF);
    return(SAME);
}
```
The hand-coded IR for the string-comparison program is:

```plaintext
: main ↑2 { "main is not a function; no ↑F is needed"
  : argc ↑P ↑l ↑l
  : argv ↑P ↑l ↑p ↑r
  : arg ↑l ↑l ↑p ↑r
  ;
  <= argc 2 L15
    := arg @↑p + argv SIZE↑p
    <> @c arg 45 "ascii -" L2
    <> @↑c + arg SIZE↑c l12 "ascii p" L2
    0<> call strncmp↑3
      @↑p + argv * 2 SIZE↑p
      @↑p + argv * 3 SIZE↑p
      8 L3
    call exit↑1 1 L3
L3
L2
L15
  call exit↑1 0
}
: strncmp ↑3 ↑F ↑l { :
  : str1 ↑P ↑l ↑p ↑r
  : str2 ↑P ↑l ↑p ↑r
  : len ↑P ↑l ↑l ↑r
  : i ↑l ↑l ↑c ↑r
  ;
  := i 0
goto L25
L2001
    := temp = @↑c str1 @↑c str2
    := str1 + str1 SIZE↑c
    := str2 + str2 SIZE↑c
    0<> temp L23
    := strncmp l1
goto L13
L23
    := i + i l L25
L25
  < i len L2001
  := strncmp 0 L13
}
```

The code generated for this IR is given in Chapter 6.
2.5 Storage Assignment and Display Set-up

This section discusses some of the storage-assignment options offered by the current code-generator implementation. A compiler front end selects options by setting synthetic attributes of tokens.

At the IR level, variables are represented by their names, which are then bound to machine addresses before instruction selection. The decision of how to address locals and globals is not made at the IR level; it is treated as a code-generation issue. Some storage allocation and reclamation is done at well-defined times during execution (e.g. allocating space at block entry and releasing it at block exit). Other storage management is done at arbitrary moments (e.g. acquiring and releasing heap space). Storage assignment, that is, binding constants, simple variables and aggregates to machine storage-locations, may be based on a pre-planned strategy, such as global flow analysis, or done during code generation. In the former case, register preferences appear as attributes in the IR. For example, '$: X \uparrow R$' denotes that X is a variable that should preferably be placed in a register. Whether the code generator is able to satisfy requests for register assignment depends on the number of general-purpose registers in the target machine and the peculiarities of the instruction set (e.g.
even-odd register-pair use and ordering of operands in instructions).

Assembler instructions are used to allocate space for Global and Static variables (e.g. "a: .space 4" on the VAX-11/780). To support block structure, references to non-global variables are usually implemented through one of the following mechanisms:

1. descending a 'static chain' of linked frames; elements in the chain are at a fixed offset from the frame pointer (FP) [Aho 77],
2. displacement from the relevant display [Dijkstra 60]; the display is stored in a fixed location that is indexed off a display pointer (DP), usually a register,
3. displacement from a display created at every procedure or block entry and placed on the stack [Gries 71]. In this case, the chain is descended only once per block (or procedure) entry instead of once per non-local reference.

The target architecture usually provides the FP (or a base register), DP and a hardware stack-pointer as registers. If they are not registers, then memory locations must be used to simulate them. Non-global variables whose space requirements are determinable at compile-time (e.g. integers, reals, characters and Booleans) can be bound to general-purpose registers, addresses with a fixed offset
from the FP, addresses accessed indirectly through the DP or by explicit code sequences that descend a static chain that links frames. The current code-generator implementation supports all of these accessing methods.

The displacement from the frame may be positive or negative depending on the direction of frame growth; this information is provided as part of the machine description to the code generator. Variables that are both non-local and non-global are accessed through a display or through the static-chain mechanism outlined above. In these cases, another attribute (in the form of \#number) specifies either the index of the relevant display or the number of levels of indirection from the FP (via the static link). This attribute is used to obtain the base register used to address the variable.

The machine data-type of an IR-variable is determined by searching a machine-description table, which provides information on data-types, their alignment restrictions and the maximum values storable in them. If the frame is part of the stack (as is usual in most architectures), the stack pointer may also have to be aligned. For example, the storage assignment and display set-up can be described as follows for the VAX-11/780:
IR variables are thus converted into addresses before instructions are selected. In order to provide flexibility to allow any of the above block-structure mechanisms, our implementation of the code generator accepts multiple levels of both indirection and indexing (even indexing through a memory location). These machine-independent addressing modes are automatically mapped to the addressing modes of the machine by productions (details in Section 3.2). The usefulness of multiple levels of indexing is apparent on machines such as the Burroughs B-5500, which needs no integer multiplication for array-element referencing. The subscript values are pushed on the stack, and the hardware uses a base descriptor and a subscript to obtain a descriptor for the correct row. Other subscripts are used to index the desired element. In our scheme, one could provide productions to capture this array indexing mode.
Addresses for dynamic arrays, strings and pointers are calculated and assigned at run time. Usually, for dynamic arrays, the dimensions of the array are known at block entry. Since space for arrays will be released at block exit, arrays can be assigned areas on the stack and accessed through a dope vector [Gries 71]. Dynamic strings and heap objects, however, cannot be stored on the stack. They need a heap and associated routines for heap management and garbage collection. Almost all machine architectures provide primitives for stack management. Comparable heap-management primitives are usually not available. Such allocation primitives are therefore normally realized as subroutine calls or as in-line code.

Procedure calls and returns require code (as procedure prologue and epilogue) to adjust the frame and stack pointers, save and restore displays and registers and pass arguments. Some architectures, such as the VAX-11/780, allow a variable number of registers to be saved and restored in a single instruction, thus lowering the overhead for a context-switch during a procedure call. In such a case, code has to be generated to specify which registers to save. Address assignment for procedure parameters can be relative to either the FP or a special argument pointer (e.g. AP on the VAX-11/780). The front end can indicate its choice of offset, whether positive or negative, from the FP or AP.
This choice may be overruled by the code generator if the machine architecture does not provide a facility for an implementation. For example, negative offsets from base registers are impossible on the IBM-370 and Univac-1100 series machines.

Another option provided in the current implementation is specification of the order of pushing procedure parameters on the stack (first argument pushed last or first). Parameter-pushing order affects the ability of target programs to interface with other system routines. Other implementation-dependent issues are the run-time startup routine (which is mostly language-dependent) and implementation of I/O calls (which is usually operating-system dependent).

In summary, IR variables are assigned storage before code selection. IR names are transformed to machine addresses, with machine-independent addressing modes that allow multiple levels of indirection and indexing. Consider the statement "A := B - 1", where A is a local variable and B is both non-local and non-global. The corresponding IR is:
After storage binding:

A becomes, Disp\(\uparrow a\) Base\(\uparrow FP\)

B becomes, Disp\(\uparrow b\) @ @, Disp\(\uparrow s\) Base\(\uparrow FP\)

(s is the offset of the static chain from the frame pointer)

l becomes Datum\(\uparrow l\).

The assignment statement becomes:

:=, Disp\(\uparrow a\) Base\(\uparrow FP\)

- , Disp\(\uparrow b\) @ @, Disp\(\uparrow s\) Base\(\uparrow FP\) Datum\(\uparrow l\).

The mapping of these addressing modes to actual modes provided by the target architecture is discussed in the next chapter. After parsing through addressing-mode productions (Section 3.2), the above statement becomes:

:= Address\(\uparrow a\) - Address\(\uparrow b\) Address\(\uparrow c\)

where the attributes "a" and "b" represent the addresses of A and B, and the attribute "c" represents the constant l.

Chapter 4 describes the translation of this IR to target code using a single-pass algorithm.
Chapter 3: Attribute-Grammar Machine Description

Computer hardware description languages (CHDLs) have been traditionally used to describe, document and simulate complex digital systems. Register-transfer-level languages (AHPL [Hill 74], CDL [Chu 74], DDL [Dietmeyer 68, Dietmeyer 74, Dietmeyer 78]) describe digital hardware at the structural level. They are very useful during the initial stages of hardware design when the organization of the hardware and algorithms for implementing instructions are to be established. ISP [Bell 71] has been used to describe (informally) the instruction semantics for a large number of computers. It is intended to provide a behavioral description of the functioning of processors, viewed as programs. ISPL [Barbacci 76] is the first software-supported version of ISP. Its successor, ISPS [Barbacci 77], is implicitly oriented towards simulating the performance of an instruction set independently of the structural details of the hardware. To use ISPS as a starting point for software synthesis, ISPS descriptions have to be symbolically simulated by an interpreter. This simulation is a difficult task, as shown by Wick [75], who automatically generates assemblers, and Oakley [79], who automatically generates assertions. Furthermore, ISPS has some limitations: It is not suited for describing special machine in-
tructions such as the CDC-Star vector operations or the IBM-360 translate-and-test instruction, or addressing modes such as the auto-increment/decrement on the PDP-11/70 and Motorola-68000. Lengthy ISPS code is necessary to describe hardware stacks, floating point and block-move operations.

In our scheme, the information necessary for IR-operation selection is described by attribute-grammar productions, with at least one template for every IR operator. They are described under the general categories of addressing-mode productions and instruction-selection productions.

3.1 Architecture Primitives

Code generation requires descriptions of the following components of a machine architecture:

(1) addressable units for storing source-language values (e.g., memory, registers and hardware stack),

(2) a run-time display mechanism such as display pointer, activation pointer (which may be a register or a memory location) and direction of frame growth (either up or down),

(3) the set of instructions available for implementing IR operations; their execution time and size,

(4) primitive data types (data objects having direct hardware realization) that can participate as operands
to instructions, the maximum value they can hold and their contribution to instruction size,

(5) addressing modes available to access and retrieve operands,

(6) side effects of instructions, such as condition-code setting and even-odd register pair usage,

(7) assembler or binary formats of instructions and addressing modes.

The hardware abstractions essential to code generation are data types, addressing modes and instructions. Data types are groups of bits that can participate as operands to instructions. Some examples are:

- VAX-11/780: byte, word, long, quad, float, double,
- Z-8000: bit, byte, word, long, quad, BCD,
- Intel-8086: byte, word, BCD,
- MC-68000: bit, byte, word, long, BCD.

The interpretation of these bits by the central processing unit depends on their representation (e.g. signed magnitude, two's complement).

Addressing modes are access paths to retrieve operands residing in storage locations such as memory, stack or register. The time taken to access an operand depends on the access path and the storage location in which the operand resides. For example, it is faster to retrieve an operand from a register than from memory or the stack. The timings may also be dependent on the presence of a cache, a
floating-point accelerator, pipelining or other configuration details. The size of a machine instruction is also affected by the addressing mode. Addressing-mode productions describe patterns for address formation in the target architecture (details are in the next section). The assembler formats for these modes are tabulated. Appendix B contains addressing-mode tables for the VAX-11/780.

The operations of machines can broadly be classified, with respect to mapping IR operators to machine op-codes, under the following categories:

1. Data-transfer instructions are used to implement source-language assignments to variables. Assignments can sometimes be subsumed as part of other operations (e.g. \( A := A + B \) can be implemented as \( \text{add } B, A \)). Assignments of aggregates may not be implementable in a single data-transfer instruction; often a series of moves or a loop is required to implement them.

2. Arithmetic instructions are used to implement arithmetic-expression evaluation and address calculations.

3. Boolean instructions are used to implement Boolean-expression evaluation under two contexts: (a) as values to be manipulated or assigned and (b) as predicates to control constructs.
(4) Control instructions (comparisons and branches) are used to implement relational operators, sometimes including an implicit comparison with zero. Often the result of a comparison is a condition-code setting that is subsequently tested to decide the control flow of the user-program.

(5) Subroutine call and return instructions are necessary to implement procedures.

(6) Special instructions are used to optimize object code. Examples include:

(a) single instructions that effectively perform combinations of arithmetic and control operations (e.g. 'subtract one and branch' on the PDP-11/70, 'add one and branch if less than' on the VAX-11/780), and

(b) shift instructions on integers (often used to replace integer-multiplication and, in some cases, division by a power of two).

Appendix C contains op-code description tables for the VAX-11/780.

3.2 Attribute-Grammar Productions

For purposes of pattern matching and instruction selection, the instruction set of the target architecture is represented as a set of attribute-grammar productions.
These productions form the input to a program that generates a code generator for the target machine. This section illustrates the use of attribute-grammar productions; the attributed parsing algorithm is discussed in Section 4.3.

All productions are of the form 'LHS → RHS', where LHS stands for lefthand side, RHS for righthand side. The LHS is a single non-terminal usually appearing with synthetic attributes. The RHS contains:

(1) terminals with synthetic attributes,
(2) non-terminals with synthetic attributes,
(3) disambiguating predicates (underlined) with inherited attributes and
(4) action symbols (capitalized) with synthetic and inherited attributes.

Attribute occurrences may be constants or variables. Constant attributes (with the exception of self-defining constants) are enclosed within quotes. An attribute variable is a shorthand referring to a data structure that contains all the attributes of some symbol. The same attribute variable may appear more than once in a production. In such cases attribute values are implicitly copied from synthetic attributes of a symbol in the RHS to synthetic attributes of the LHS or to inherited attributes of disambiguating predicates and action symbols. For example, in the
production:

\[ \text{Byte} \uparrow a \rightarrow \text{Address} \uparrow a, \]

the attribute variable \( a \) is copied from symbol \( \text{Address} \) to \( \text{Byte} \).

Disambiguating predicates do not compute new attribute values. They yield true or false only. The disambiguating predicates of each production are included to determine when the production is applicable (i.e., when it should be selected as a template for code generation), e.g.,

\[ \text{Byte} \uparrow a \rightarrow \text{Address} \uparrow a \ \text{isByte} \ (\downarrow a) \]

This production is used only if \( \text{Address} \) has attributes that show it is a byte. A production is applicable only if all its disambiguating predicates evaluate to true. In order to guarantee that at most one production is selected, productions are tried in order of specification. In general, a hierarchy of disambiguating predicates can be designed to select only one production. The ordering could be selected for either decreasing object-code space or increasing execution speed. Our experience suggests that a single linear ordering usually suffices.

The kinds of productions needed for an entire code generator can be broadly classified into addressing-mode productions and instruction-selection productions. Although examples in this section pertain to the PDP-11/70 and the
VAX-11/780, the technique is generally applicable and feasible, as demonstrated by our specific implementations.

Addressing-mode productions:
Each production has an RHS specifying the pattern of an IR addressing mode. The production creates the proper machine address (in an action symbol). For example, the following production is used to specify an index addressing mode on the PDP-11/70 or a displacement addressing mode on the VAX-11/780 (',' denotes indexing in the IR):

\[ \text{Address} \uparrow a \rightarrow, \text{Disp} \uparrow b \text{ Base} \uparrow c \text{ ADDR (} b \downarrow c \uparrow a) \]

"Disp" represents a local variable with attributes specifying the machine data type and offset from a frame pointer. These attributes are determined when IR variables are bound to locations in the target machine. The attribute variable "c" specifies the base (or display) register of the IR variable. The action symbol ADDR synthesizes an address for a datum on the target machine. The attribute "a" represents this address; in our implementation, it has the following components:

(1) a base register,
(2) an offset from the base register,
(3) an optional level of indirection,
(4) an index register (if any) and
(5) the name of a variable (in case it is global).

These components may vary when the code generator is retargeted to new machines. However, for a variety of machines, including the VAX-11/780, IBM-370 and the PDP-11/70, this
structure seems to suffice. The addressing mode productions determine the components used. For some machines, a component may never be necessary. For example, on the PDP-11/70, the index-register field will never be used (on the PDP-11/70, the index register and the base register cannot be used simultaneously). The addressing-mode productions reflect addressing modes supported by the target machine. If the target machine does not support simple addressing modes, code sequences may be needed for addressing purposes. For example, if a machine does not support indexing, the IR will be parsed by other productions that represent simpler addressing modes; code for composing those modes will be generated.

Addressing-mode productions are augmented by a few productions that map machine-independent addressing modes to target addresses (such as multiple levels of indirection and indexing, as discussed in Section 2.5). For example, if the target machine has no display registers, then a variable is indexed from a memory location. Most architectures require the index to be a register. The following productions force an index to be located in a register:

\[
\begin{align*}
\text{Base}^a &\rightarrow \text{Modes}^a \text{IsReg} (\downarrow a) \\
\text{Base}^a &\rightarrow \text{Modes}^b \\
&\text{GETREG} (\downarrow '\text{long'} \uparrow a) \\
&\text{EMIT} (\downarrow '\text{movl'} \downarrow b \downarrow a)
\end{align*}
\]
The non-terminal Modes represents any addressing mode supported by the target architecture. The predicate IsReg checks if "a" is already in a register. If not, a register "a" is obtained from the action symbol GETREG, and "b" is moved to "a". The action symbol EMIT takes a machine opcode, addresses, and labels (optional) as input and formats target code with the help of machine-description tables. Architectures usually support one level of indirection. The following productions implement one level of indirection on the PDP-11/70 (@ specifies indirection in the IR):

\[
\text{Address} \uparrow a \rightarrow \text{IndirectModes} \uparrow a \\
\text{IndirectModes} \uparrow a \rightarrow @ \text{DirectModes} \uparrow b \text{ NotIndirect } (\downarrow b) \\
\text{ADDR } (\uparrow @ \downarrow b \uparrow a)
\]

The predicate NotIndirect ensures that "b" does not specify an indirect addressing mode (i.e. its indirection flag is not set). ADDR turns on the indirection flag for datum "b". However, the IR may have multiple levels of indirection (e.g. when descending a 'static chain' that links blocks). To implement more than a single level, two more productions are needed:

\[
\text{IndirectModes} \uparrow b \rightarrow \text{AnotherLevel} \uparrow b \\
\text{AnotherLevel} \uparrow b \rightarrow @ \text{IndirectModes} \uparrow a \\
\text{GETREG } (\downarrow \text{word} \uparrow r) \\
\text{EMIT } (\downarrow \text{mov} \downarrow a \uparrow r) \\
\text{ADDR } (\uparrow @ \uparrow r \uparrow b)
\]

Similarly, multiple levels of indexing require a few extra productions. Thus, each IR variable is converted into an
address (or datum) with an attribute that is automatically synthesized using productions. Some addressing modes, such as auto-increment, modify the address of the datum after usage. They are used to subsume addition or subtraction in the context of address calculations (Section 5.3).

Instruction-selection productions:
Each production has an RHS specifying the pattern in the IR and the corresponding code sequence to be emitted on a match. The LHS may be an explicit result location (a register or a memory location), in which case it specifies the data type of the result, or a condition code location, or simply a non-terminal place-holder. Consider addition on the VAX-11/780. There are two-address and three-address add op-codes. Furthermore, the increment instruction can be used for adding one. For a byte datum, these three forms of addition can be expressed as follows:

\[
\text{Byte} \uparrow \text{r} \rightarrow + \text{Byte} \uparrow \text{r} \text{ Byte} \uparrow \text{r} \text{ IsOne} (\downarrow \text{a}) \text{ IsTemp} (\downarrow \text{r}) \\
\text{EMIT} (\downarrow '\text{incb'} \downarrow \text{r})
\]

\[
\rightarrow + \text{Byte} \uparrow \text{r} \text{ Byte} \uparrow \text{a} \text{ IsOne} (\downarrow \text{a}) \text{ IsTemp} (\downarrow \text{r}) \\
\text{EMIT} (\downarrow '\text{incb'} \downarrow \text{r})
\]

\[
\rightarrow + \text{Byte} \uparrow \text{a} \text{ Byte} \uparrow \text{r} \text{ TwoOp} (\downarrow \downarrow \text{a} \downarrow \text{r}) \\
\text{EMIT} (\downarrow '\text{addr2'} \downarrow \text{a} \downarrow \text{r})
\]

\[
\rightarrow + \text{Byte} \uparrow \text{r} \text{ Byte} \uparrow \text{a} \text{ TwoOp} (\downarrow \downarrow \text{a} \downarrow \text{r}) \\
\text{EMIT} (\downarrow '\text{addr2'} \downarrow \text{a} \downarrow \text{r})
\]

\[
\rightarrow + \text{Byte} \uparrow \text{a} \text{ Byte} \uparrow \text{b} \\
\text{GETTEMP} (\downarrow '\text{byte'} \uparrow \text{r}) \\
\text{EMIT}(\downarrow '\text{addr3'} \downarrow \text{a} \downarrow \text{b} \downarrow \text{r})
\]

The first and second productions specify the addition of 1
to "r". Both productions are needed to represent the commutativity of addition. In case either production is selected, the op-code incb (increment byte) is emitted. The non-terminal on the LHS (Byte) and its attribute (r) specify the data type and address of the result respectively. The third and fourth productions specify two-address addition of "a" and "r" using op-code addb2. Similarly, the last production specifies three-address addition of "a" and "b" using op-code addb3. In this case, the sum is stored in "r" that is obtained from action symbol GETTEMP. The location "r" may be a free register or the LHS of an assignment statement whose previous contents need not be preserved.

An addition of two IR data in byte format will match the RHS of one of these productions. The choice of the RHS is determined by attribute values and the disambiguating predicates. If an operand is 1 then an incb instruction is selected. Productions three through five handle addition of a constant other than 1. In an assignment context, a global attribute keeps track of the target address of the assignment statement. The disambiguating predicate TwoOp evaluates to true if either operand is the target of assignment or its value need not be preserved after addition. Consequently, a two-address addb2 is selected. If TwoOp evaluates to false, then a three-address addb3 is selected.
3.3 Transfer Code Sequences

Operands may be intentionally relocated by the code generator to storage locations other than the one in which they normally reside, for any one of the following reasons:

(1) Destructive operations:
Many machine operations, such as two-address instructions, destroy the contents of a participating operand. For example, on the PDP-11/70, "add A, B" destroys the contents of location B. Thus, to implement "C := A + B", either B or A must be moved to a temporary location before addition, or a three-address instruction must be used.

(2) Data-type conversion:
Most machine op-codes operate only on operands of identical data types (except on tagged architectures [Feustal 73]). Mixed-mode operations are therefore implemented by converting all operands to the same machine data type before performing the operation. Thus, the statement C := B + C, where B is an integer and C a floating-point number, is implemented by converting B to a floating-point data type and then adding B to C. Such conversions are either specified by compiler front-ends as type coercions or are automatically performed by the code generator (e.g. when both B and C above are integers but B occupies a byte data-type and C occupies a word data-type). To implement data-type conver-
sions, some machines provide a special conversion instruction (e.g. 'cvtbw' on the VAX-11/780) whereas other machines might require a sequence of instructions.

(3) Instruction set non-orthogonality:
The orthogonality of an instruction set is the regularity with which any op-code can be used with any machine-primitive data type and addressing mode. Every architecture designed and marketed so far possesses some amount of non-orthogonality. For example, on the Z-8000 and Intel-8086, no memory-to-memory arithmetic is possible. On the PDP-11/70 and IBM-370 no memory-to-memory multiplication or division is possible, but memory-to-memory addition and subtraction are allowed. Such irregularities force the code generator to produce extra code for relocating operands. To implement "C := B * C" on the PDP-11/70, where both B and C are integers in memory locations, C has to be relocated to an even register of an even-odd pair. Consequently the corresponding odd register may need to be relocated before the multiplication so that its contents are not destroyed as a side-effect.

Transfer code sequences implement forced operand relocations. They are specified as part of the RHS of a transfer production. For example, to convert a word datum to a long datum on the VAX-11/780, the following transfer production is used:
\[ \text{Long}(a) \rightarrow \text{Word}(b) \quad \text{ConvToLong}(b) \]
\[ \text{GETTEMP}(\texttt{long}(a)) \]
\[ \text{EMIT}(\texttt{cvtwl}(b \leftarrow a)) \]

If such transfer code-sequences are not provided, the code generator may block while parsing a semantically correct IR input. Usually, simple moves are adequate, but sometimes lengthy code sequences are necessary.

In summary, the components of target architectures needed for instruction selection are described as attribute-grammar productions to a generator for the target machine’s code generator. The next chapter describes the translation of IR to target code using transition tables automatically produced by the code-generator generator.
Chapter 4: Code-Selection Issues

Code generation is the process of mapping some intermediate representation of the source program into assembly or binary machine-code. This complex task involves selecting machine instructions to implement programming language constructs for all of the following operations:

1. storage assignment,
2. accessing variables and selecting addressing modes,
3. setting up run-time display linkage,
4. procedure body prologue and epilogue,
5. evaluating arithmetic and Boolean expressions,
6. executing control constructs and evaluating Boolean expressions that do not need to store an explicit result.

The attribute grammar for the target machine is input to a code-generator generator (CGG) whose output is a specific code generator for the machine. The code generator consists of a set of transition tables and a driver for these tables. This driver serves as a push-down automaton that parses the IR form. Instructions (machine operations) are selected during parsing. To transport compilers to a new machine, the attribute-grammar description of that machine is given to the CGG. Transition tables for the machine are then automatically obtained and the same driver is used.
4.1 Code-Generator Generator

The CGG constructs a context-sensitive parser [Watt 74, Watt 77]. The parser constructor is a generalization of context-free parsing methods that accepts a useful class of attribute grammars: those that are amenable to single pass, left-to-right parsing. Apart from the evaluation of action symbols, resulting parsers from such constructors retain the linear performance characteristics of context-free parsers. Watt has related the parsing problem of attribute grammars to the context-free parsing problem. He has decomposed construction of attributed-grammar parsers into three stages:

1. To guarantee correspondence between symbols on top of the parse stack of the code generator and their associated attributes on top of the attribute stack, copy symbols (special null non-terminals) are introduced into the grammar. A new grammar (called the head grammar) is automatically formed from an attribute grammar, with production rules stripped of their attributes and augmented with copy symbols. This construction is independent of the parsing method to be adopted and is detailed in [Watt 77].

2. A context-free parser is constructed from the head grammar.
(3) The context-free parser is generalized to include an attribute stack to deterministically parse attribute grammars.

4.2 Instruction Pattern-Matching:
Attributed Parsing with Contextual Predicates

Both top-down and bottom-up parsers have proved attractive to language implementors since they organize the translation phase of compilers. This section discusses the use of parsing techniques to organize a compiler's code-generation phase.

Top-down (LL) parsing is not well suited to matching prefix IRs against prefix target-machine templates. An operator in the IR (say +) corresponds to many templates beginning with the same operator (e.g. 'incb', 'inc', 'add' on the PDP-11/70). In top-down parsing, production identification takes place before all of the RHS components have been processed. Ambiguities that occur in LL parsing are all 'predict-predict' conflicts. A disambiguating predicate (also called a contextual predicate [Milton 77]) can be associated directly with the production whose prediction it will determine. Since, before prediction, very little information is available on the operands, many lookaheads are required to select the proper template. Contextual predi-
cates need to consider the non-terminal on top of the parser stack along with these look-aheads.

In contrast, bottom-up parsing is better suited to instruction selection because a reduction takes place only when the entire RHS of a production has been processed. All information on operands, available as attributes of symbols on the RHS, can therefore be used to disambiguate multiple matches and to control parsing. However, attribute grammars must be restricted in the following ways to make them suitable for attributed bottom-up processing.

(1) Since the proper actions to perform depend on identifying the associated production, action symbols may appear only at the extreme right end of a production. However, this restriction may be lifted in certain special cases where occurrences of action symbols before the right end of productions can be automatically replaced by non-terminals that generate the empty string (and thus serve as markers). If such movement of action symbols to the left is inappropriate, an unresolvable parsing conflict will arise [Watt 77].

(2) Bottom-up parsers operate by constructing forests of derivation sub-trees and then piecing them together. Information flowing down a sub-tree (in inherited attributes) cannot guide a parse, since by the time such information becomes available the entire sub-tree has already been con-
structured. Furthermore, information cannot flow from one sub-tree to a sibling sub-tree, since the fact that they are siblings is not established until both have been constructed. All attributes of non-terminals must therefore be synthetic.

The flow of contextual information is therefore highly restricted. In the absence of action symbols, information can only flow strictly up the tree, while an action symbol node can receive information only from siblings to its left.

Contextual predicates take a fundamentally different form for LR parsers than for LL parsers. In LR parsing the conflicts are of the 'shift-reduce' or 'reduce-reduce' variety. Moreover, the conflicts are present only in the context of a particular state or configuration set. Thus, while an LL parser bases its decision on a non-terminal and a look-ahead, an LR parser bases its decisions on a parse state and a look-ahead. Disambiguating predicates are therefore associated with states, not productions. Furthermore, the top stack symbol (along with its attributes) will typically not provide enough left context for a predicate to perform disambiguation, due to restriction (2) above. Left context in bottom-up parsing can only be transmitted up the derivation tree. Thus the symbol on top of an LR parser stack can only convey information (in its
synthetic attributes) from the sub-tree it heads. Therefore, in general, disambiguating predicates will need to examine more than one of the symbols at top of the stack. The state (actually, the corresponding configuration set) will determine how many symbols on top of the stack will be available to the disambiguating predicate.

The disambiguating predicates of each production are usually written as the productions are designed. They serve as a guide to when the production is applicable. In most cases, these predicates also serve to resolve parsing conflicts (i.e. they control parsing). In practice, some disambiguating predicates are added only after a canonical collection of configuration sets has been computed and found to contain conflicts. Upon the occurrence of a parsing conflict, disambiguating predicates of successive productions in the current state are polled to determine the one whose attributes allow it to be applied (predicates are not ignored if there is no conflict). Disambiguating predicates are implemented within the standard framework of attribute evaluation by an evaluation rule that examines the attribute stack and checks for applicability of the productions.

In summary, one-pass disambiguated bottom-up attributed parsing requires that:
(1) Non-terminals must have only synthetic attributes.

(2) Inherited attributes of action symbols must depend only on the attributes of symbols to their left in the production.

(3) Each production includes optional disambiguating predicates to control production recognition.

4.3 Code-Generation Algorithm

The attributed bottom-up parser with disambiguating predicates employs the standard LR(k) parsing loop with added code to manipulate attributes. Although using two stacks (the control stack and the attribute stack) aids conceptual clarity, in practice all attributes of a given symbol can be packaged into a single data structure with a pointer to it (the attribute variable) kept on the control stack. Since the set of attributes is relatively small (the prototype code generator uses ten attributes in all, covering many architectures), the parser does not need to be able to handle fully general attribute sets.

In our notation, RHS symbols with constant attribute values differ significantly from RHS symbols with symbolic (variable) attributes. Symbols with constant attribute values can only match corresponding values in productions. Datum↑2 will only match a datum with an attribute value of 2,
whereas Datum[a can match a datum with any attribute value.
In case the same attribute variable appears several times
within one production, attribute values need not be copied;
the relative offset (from the stack top) of the defining
instance of the attribute variable is carried forward. On
a shift operation, attribute values of a symbol are copied
onto the stack. On a reduce operation, action symbols are
processed and synthetic attributes are returned to the LHS
symbol of the production. For each action symbol, in turn,
its inherited attributes are first evaluated, and then the
corresponding function (the action symbol) is called to
evaluate its synthetic attributes. The algorithm is de-
tailed below:
Notation:

Token current IR token being scanned.

LaToken look-ahead token.

↑Sym synthetic attributes of Sym.

Stack control stack of IR parser.

Stack[d] dth symbol from top of the stack (Stack[1] is the top).

Push(X) push X onto the stack.

Pop(N) pop N symbols off the stack.

Func(Inh, Syn) action symbol with Inh inherited and Syn synthetic attributes.

Prod production recognized.

Lhs_{Prod} LHS of Prod.

Rhs_{Prod} RHS of Prod.

State current state in the code-generator automaton.

Nextstate(State, Symbol) determines the next state of the automaton.

Nextaction(State, Symbol, ↑Symbol, LaToken) determines the set of possible actions that could be performed when shifting Symbol (with its synthetic attributes) in state 'State' and the look-ahead LaToken.

Actset set of possible actions determined by Nextaction.

Disambiguate(State, Actset) predicate that takes the current state and action set as input and returns only one action as output. The attributes on the stack are available for disambiguating purposes.

Action current operation of the driver.
PROGRAM CodeGenerator;

State := Ø;
Action := Shift;

SWITCH (Action) OF

CASE Shift:
  Push(State);
  (* stack the token's synthetic attributes *)
  Push(↑Token);
  (* determine next action *)
  Actset := Nextaction(State, Token, ↑Token, LaToken);
  IF Actset is single-valued THEN Action := Actset
  ELSE Action := Disambiguate(State, Actset);
  (* determine next state *)
  State := Nextstate(State, Token);
END; (* case shift *)

CASE Reduce:
  SWITCH (Lhsₚᵣₒᵈ) OF
    CASE actionsymbol: (* Func(Inh, Syn) *)
      Func(Stack[1], ..., Stack[Inh],
        Stack[Syn], ..., Stack[1]);
    END; (* case action symbol *)
    CASE nonterminal:
      Pop(Rhsₚᵣₒᵈ);
      Pop(↑Rhsₚᵣₒᵈ);
      State := Stack[1]; (* top of stack *)
      Push(↑Lhsₚᵣₒᵈ);
    END; (* case nonterminal *)
    END; (* switch *)
    Actset :=
      Nextaction(State, Lhsₚᵣₒᵈ, ↑Lhsₚᵣₒᵈ, LaToken);
      IF Actset is single-valued THEN Action := Actset
      ELSE Action := Disambiguate(State, Actset);
      State := Nextstate(State, Lhsₚᵣₒᵈ);
    END; (* case reduce *)

CASE Accept:    halt, accepting;
END; (* case accept *)

CASE Error:    halt, rejecting;
  (*the front-end generated an invalid IR sequence*)
END; (* case error *)
END; (* switch *)
END. (* end program codegenerator *)
4.4 Examples of Parsing using Attributes

In this section we illustrate examples of using attributed parsing to generate VAX-11/780 code. These examples emphasize the PDP-11/70 and the VAX-11/780. However, attributed parsing is a generally applicable technique for compiler code generation and optimization usable on almost any architecture. Its feasibility is demonstrated by specific implementations.

Consider the translation of the statement "A := B - l" on typical architectures with several lengths of integers (e.g. byte, word, long). The IR after storage-binding is:

\[ := \text{Address}^a - \text{Address}^b \text{ Address}^c \]

where the attribute variable a includes 'long' and address information for A, b has 'word' and other information for B, and c has 'byte' and l as the actual value. We now trace the parsing process.

(1) The following production is recognized:

\[ \text{Long}^a \rightarrow \text{Address}^a \text{ IsLong} \ (\downarrow a) \]

This production matches any Address with attributes that declare that its type is long. Because a appears twice in this production, it is implicitly copied from Address to Long. Thus, the attributes of A are carried forward. We now have

\[ := \text{Long}^a - \text{Address}^b \text{ Address}^c \]
(2) Next, production

\[ \text{Word}^\uparrow a \rightarrow \text{Address}^\uparrow a \text{ IsWord} (\downarrow a) \]

matches Address^\uparrow b, because it is a word. The local attribute variable "a" is instantiated as "b". We reduce the IR further to:

\[ := \text{Long}^\uparrow a - \text{Word}^\uparrow b \text{ Address}^\uparrow c \]

(3) Now, the following production is matched:

\[ \text{Long}^\uparrow a \rightarrow \text{Word}^\uparrow b \text{ ConvToLong} (\downarrow b) \text{ GETTEMP} (\downarrow 'long' \uparrow a) \text{ Emit} (\downarrow 'cvtwl' \downarrow b \downarrow a) \]

We convert from word to long format by first allocating a temporary (say register \( r_1 \)) through the action symbol GETTEMP, then issuing a 'convert word to long' instruction through the action symbol Emit. We now have reduced the IR to:

\[ := \text{Long}^\uparrow a - \text{Long}^\uparrow r_1 \text{ Address}^\uparrow c \]

(4) Next, the constant 1 is reduced to a Long by the production

\[ \text{Long}^\uparrow a \rightarrow \text{Address}^\uparrow a \text{ IsLong} (\downarrow a) \]

We have reduced the IR to:

\[ := \text{Long}^\uparrow a - \text{Long}^\uparrow r_1 \text{ Long}^\uparrow c \]

(5) The following production is now matched:

\[ \text{Long}^\uparrow b \rightarrow - \text{Long}^\uparrow b \text{ Long}^\uparrow c \text{ IsCne} (\downarrow c) \text{ Emit} (\downarrow 'decl' \downarrow b) \]

This production describes a special-purpose decrement instruction, applicable only if the second operand is the constant 1. We have reduced the IR to:

\[ := \text{Long}^\uparrow a \text{ Long}^\uparrow r_1 \]
(6) Finally, the following production is matched:

Instruction → = Long↑a Long↑b
      IF NotEquate (↓a↓b) THEN
      DELAY (↓'movl' ↓b ↓a)

NotEquate evaluates to false if "a" and "b" are equivalent locations and consequently, reducing by this production does not produce any code. DELAY is a variant of EMIT that can delay generation of an instruction pending future instructions. In this case, the move of r₁ to A is delayed so that future references to A can be replaced by r₁. Also, the move may be completely suppressed if, for example, another assignment to A is encountered before it is referenced.

The use of attribute values to control parsing the IR allows us to significantly improve the quality of generated code with little effort. For example, in step (5), above, if the left operand had not been in a temporary, we would have generated two instructions (a 'move', then the decrement). A better code sequence would be to use the VAX's three address format to generate, for example, "subl3 l, B, r₁". To include this optimization we add a disambiguating predicate "IsTemp" to the Decrement production to obtain

Long↑a → - Long↑a Long↑b IsOne (↓b) IsTemp (↓a)
      EMIT (↓'decl' ↓a)

If the a's attributes show it is not a temporary, IsTemp
evaluates to false, and recognition of this production is blocked. Instead, an equivalent (but longer) instruction is generated by this alternate production:

\[ \text{Long} \uparrow a \rightarrow - \text{Long} \uparrow b \text{ Long} \uparrow c \ \text{GETTEMP} (\downarrow '\text{long}' \uparrow a) \]

\[ \quad \text{EMIT} (\downarrow '\text{sub13}' \downarrow c \downarrow b \downarrow a) \]

Many machines, including the VAX, contain specialized hardware features that are difficult to exploit in compiler-generated code. A good example is the auto-increment/decrement feature. Compilers find it difficult to recognize the special cases in which a subtract operation can be subsumed in a later instruction (or an add operation in an earlier instruction) by auto-decrement (auto-increment). Our approach can naturally exploit such features. For example, we can add the production

\[ \text{Long} \uparrow a \rightarrow - \text{Long} \uparrow a \text{ Long} \uparrow c \ \text{Four} (\downarrow c) \ \text{IsTemp} (\downarrow a) \]

\[ \quad \text{AUTODEC} (\downarrow '\text{sub12'} \downarrow c \downarrow a) \]

This production will be matched only when we find a subtraction of the constant 4 from a long format datum in a temporary. AUTODEC is a version of EMIT that delays generation of a subtraction instruction in hopes of realizing it as an auto-decrement in a future instruction. If this optimization cannot be done (or the updated value of the expression is needed), the subtraction is generated. Similarly, AUTOINC is another variant of EMIT that attempts to use auto-increment in an earlier instruction (Section 5.3).
In summary, the IR is translated to target code by parsing it through attribute-grammar productions. Multiple matches are handled by disambiguating predicates. A simple code generator can be implemented for a new machine using these basic productions. As time permits, the code generator can be tuned by adding new "optimization productions". The next chapter describes optimization productions and other machine-dependent optimizations.
Chapter 5: Machine-Dependent Optimization

Optimizing compilers attempt to produce a more efficient representation of user programs, aiming both for compact object code size (an operational constraint on computers with limited address space) and execution speed. A large number of optimizations are wholly architecture-dependent:

1. using special machine instructions (e.g. increment, subtract-one-and-branch, add-one-and-branch-less-than-or-equal) and available addressing modes (e.g. indexing) to avoid explicit addition; also, subsuming addition or subtraction (e.g. using auto-increment/decrement),

2. avoiding redundant register loads and stores (or redundant pushes and pops),

3. optimizing branches (e.g. branch chaining, cross-jumping [Wulf 75], span-dependent instructions [Robertson 77, Szymanski 78, Szymanski 80]). Code generation for control constructs has not been given much attention in recent approaches to formalization and automatic derivation of code generators. For example, Fraser, Glanville, Cattell and Ripken have not handled redundant condition code setting and the problems of generating short or long branches (as found in the PDP-11/70, VAX-11/780 and many other mini and micro-computers). Glanville does not provide a means for describing long and short branches. Fraser and Cattell
are able to describe the restrictions imposed on short forms in ISP but they do not exploit this capability. In fact, all three imply the use of short forms in their examples. Ripken uses attribute predicates to describe different forms of branch instructions, including forms other than merely long and short. (The VAX-11/780 has three types of branch instructions: branch-byte (2 bytes), branch-word (3 bytes) and jump (5 bytes)). He proposes rearranging basic blocks of code in order to generate appropriate branch instructions in a later pass. Finding such an optimal rearrangement (to minimize program length) has been proved to be NP-complete by Robertson and Szymanski.

(4) peephole optimizations [McKeeman 65]. A separate peephole-optimization pass over assembler code is used by the Unix C compiler [Ritchie 78]. Bliss' FINAL [Wulf 75] has demonstrated that a considerable reduction (15-40%) in code size can be achieved by such a pass. FINAL directs almost all its efforts in improving code for control constructs. Recently, Fraser [Fraser 79, Fraser 80] has implemented a machine-independent peephole optimizer that reads machine descriptions and attempts to optimize adjacent pairs of assembler instructions. For a window of more than two instructions, the speed of the optimizer is degraded. Optimization of instructions not physically adja-
cent requires more 'context' information. Attributes are a
good means of maintaining contextual information.

Our implementation attempts to express optimization in a
non-procedural form, replacing the hand-coding of machine-
dependent optimizations by the use of attribute grammars.
Our intention is not to expand on the vast store of optimi-
ization techniques, but to cleanly organize 'tricky'
machine-dependent optimizations (especially those optimi-
izations that are both popular and effective). Some of these
optimizations, such as removing redundant loads/stores and
using arithmetic shifts instead of multiplications, are
commonly used in compilers with the help of specially
hand-coded routines. Others, such as the use of 'sob'
(subtract-one-and-branch) on the PDP-11/70 and auto-
increment, are not common. Our implementation formalizes
machine-dependent optimization within the attributed pars-
ing framework under the following categories:

(1) addition of attribute grammar productions to incor-
porate special instructions,

(2) delaying generation of code till the end of a basic
block,

(3) code subsumption within addressing modes,

(4) deletion of redundant code and

(5) code alteration (back-patching) using information gath-
ered after instruction selection.
5.1 Handling Special Instructions

In order to use special instructions, productions are added to describe special combinations of

(1) operands (e.g. multiplication or division of an integer by a power of two, incrementing or decrementing integers by one, assignments to or from an operand at the stack top) and

(2) operations (e.g. subtract-one-and-branch on the PDP-11/70, subtract-one-and-branch-greater-than and add-one-and-branch-less-than-or-equal on the VAX-11/780).

These optimization productions are added incrementally to improve the target code. They are specified before general productions so that their predicates are checked first. Such a scheme enhances modularity and allows incremental development of a code generator.

Consider the addition of another disambiguating predicate DontTrySob before IsTemp in the Decrement production (Section 4.4) to obtain

$$Long\downarrow a \rightarrow - Long\downarrow a Long\downarrow b \text{ IsOne (} \downarrow b \text{) DontTrySob (} \downarrow a \text{)} IsTemp (\downarrow a) \text{ EMIT (} \downarrow 'decl' \downarrow a \text{)}$$

In this case, both DontTrySob and IsTemp must evaluate to true in order that the production be applicable. The context in which an evaluation takes place is determined by interrogating the left context of the evaluation (i.e.
looking at symbols below the RHS on the stack). In the assignment context "\( A := A - B \) 1", the target address \( A \) is known after step (1) in Section 4.4. If "a" here is not the same as \( A \) (a global attribute keeps track of \( A \)) or if the following operator (which is determined by examining the look-ahead already provided by the parser) is not a 'greater-than' or 'greater-than-or-equal' comparison with zero, then \texttt{DontTrySob} evaluates to true. This evaluation does not include any 'less-than' comparisons because the VAX-11/780 does not provide a corresponding special instruction for 'subtract-one-and-branch'. If \texttt{DontTrySob} evaluates to false, recognition of this production is blocked in hopes of matching one of the following longer productions so that a special instruction may be selected. If this hope fails (determined by the predicate \texttt{SobOk}), then an alternate longer production is matched and a sequence of equivalent instructions is emitted. In the following example, '\( \emptyset < \)' is a unary operator that tests if its operand is greater than zero. Similarly, '\( \emptyset = \)' tests if its operand is greater than or equal to zero. '\( \emptyset \text{rel} \)' stands for other tests with zero as the second operand:
Instruction \( \Rightarrow \) := Long\( ^{\downarrow}d \) - Long\( ^{\downarrow}a \) Long\( ^{\downarrow}b \) \( \leq \) Long\( ^{\downarrow}c \) Label\( ^{\downarrow}n \)

\[
\text{IsOne} (\downarrow b) \text{ SobOk} (\downarrow d \uparrow c \uparrow n) \\
\text{EMIT} (\downarrow \text{'sobgt'}) \downarrow d \downarrow n)
\]

\( \Rightarrow \) := Long\( ^{\downarrow}d \) - Long\( ^{\downarrow}a \) Long\( ^{\downarrow}b \) \( \geq \) Long\( ^{\downarrow}c \) Label\( ^{\downarrow}n \)

\[
\text{IsOne} (\downarrow b) \text{ SobOk} (\downarrow d \uparrow a \uparrow c \uparrow n) \\
\text{EMIT} (\downarrow \text{'sobgeq'}) \downarrow d \downarrow n)
\]

\( \Rightarrow \) := Long\( ^{\downarrow}d \) - Long\( ^{\downarrow}a \) Long\( ^{\downarrow}b \) \( \text{rel} \) branch Long\( ^{\downarrow}c \)

Label\( ^{\downarrow}n \) IsOne (\( \downarrow b \))

\[
\text{EMIT} (\downarrow \text{'decl'}) \downarrow d) \\
\text{EMIT} (\downarrow \text{'tstl'}) \downarrow c) \\
\text{EMIT} (\downarrow \text{'branch'}) \downarrow n)
\]

The disambiguating predicate \text{SobOk} evaluates to true if \( c \), \( d \) and \( a \) are the same variable, and the distance of \( n \) from the current position is not greater than the short-branch distance. Forward references are taken as farther than a short-branch distance. If \text{SobOk} evaluates to false, we generate the sequence of instructions that would have been generated if \text{DontTrySob} evaluated to true. This sequence consists of first decrementing \( d \), then setting condition codes by testing \( c \) and finally branching on the condition of the appropriate condition-code bit(s).

5.2 Delaying Code Generation

Within basic blocks [Aho 77], variables should be kept in faster locations as much as possible. Our code generator attempts to replace references to a variable's memory address by equivalent but cheaper addressing modes. The principles on which this strategy is based are:
(1) Whenever an assignment involves moving an operand from a cheaper addressing mode to a costlier one, the generation of the move instruction is delayed. Thus, in step (6) of 4.4, the movement of \( r_1 \) to A is delayed.

(2) Operand relocations (Section 3.3) may involve movement from a costlier addressing mode to a cheaper mode (e.g. moving B to \( r_1 \) in step (3) of 4.4). In such cases, the move instruction is 'hoisted' to the position after the last use of the cheaper addressing mode (the last use of \( r_1 \) in the preceding example) within the current basic block and after all intervening assignments to B. Then all subsequent references to B are replaced by \( r_1 \).

Such hoisting of register loads and subsequent alterations of addressing modes are achieved through the use of data structures that provide the necessary flexibility to alter operand addressing: instructions that are buffered use descriptors for the addressing modes of their operands. These addressing alterations require buffering code for the duration of a basic block. Instead of a straight-forward 'match-generate-match-generate' code-generation scheme, many matches are performed followed by a single 'generate' at the end of a basic block. Such optimizations assume that if an instruction can take an expensive addressing mode, it can also take a cheaper one. On machines with non-orthogonal instruction sets where this assumption might
not prevail, this optimization should not be done. Therefore, our implementation permits optional use of this optimization.

5.3 Subsuming Code

Attributes are used to buffer previously generated instructions in order to subsume additions and subtractions by addressing modes such as

(1) indexing:

If the subtraction in step (5) of 4.4 was performed within the context of address calculation (i.e. the IR representation is := A @ - B l), a longer production is matched:

\[
\text{Addr} \uparrow a \rightarrow \oplus \rightarrow \text{Long} \uparrow b \text{ Long} \uparrow c \text{ IsCons} (\downarrow c) \text{ IsReg} (\downarrow b) \quad \text{ADDR} (\downarrow b \downarrow c \downarrow a)
\]

If the attribute variable "c" is an integer constant and "b" is a register, then the subtraction is implicitly performed by using the index addressing mode supported by the architecture. ADDR composes an address attribute "a" with negative displacement "c" and base register "b".

(2) auto-increment/decrement:

The subtraction from "a" (say r_{2}) in Section 4.4 was delayed in hopes of realizing it as a future auto-decrement.

If the next use of r_{2} is an indirect reference through r_{2} and the operation uses long data, then the auto-decrement addressing mode for r_{2} is issued for the current instruc-
tion. Similarly, auto-increment modes are used to subsume additions to a register (using buffered information). If a register is incremented by a constant that is usable in an auto-increment, the previous use of the register addressing-mode is altered to the auto-increment mode using the mechanism outlined in the previous section.

5.4 Deleting Redundant Code

Buffering code (Section 5.2) and maintaining lists of equivalent addresses also help avoid redundant loads and stores. Other examples of deleted redundant code are branches to the immediately following instruction and unnecessary tests that precede branches. For example, if a comparison with zero follows a decrement instruction, then the following production is matched:

\[
\text{Cc↑br} \rightarrow \text{Ørelop↑br Long↑a} \quad \text{IF NOT Cset THEN}
\]

\[
\text{EMIT (↓'tstl' ↓a)}
\]

The test instruction is not emitted because the condition codes are set correctly by the preceding decrement. More generally, sometimes an instruction is used only for setting condition codes. If its execution would set condition codes exactly as the preceding instruction did, then the instruction is suppressed.
5.5 Back Patching

Many architectures provide more than a single op-code for an unconditional branch. In our implementation, these op-codes are specified with their branch distances, e.g. for the VAX-11/780:

```
#define BRB "brb" /* shortest branch */
#define BRW "brw" /* branch word */
#define JMP "jmp" /* longest branch (jump) */
#define SHORTDIST 254 /* byte-branch distance */
#define WORDDIST 32766 /* word-branch distance */
```

The exact forms of branch instructions can usually be determined only after their targets are defined. For backward branches, the exact form can be determined when code is generated. In the case of forward branches, the longest available form is used and, once the target is determined, the correct form is substituted. This strategy allows us to handle multiple forms of branch instructions within a single pass. Many machines (e.g. the PDP-11/70, VAX-11/780), only have conditional branches of the short form. Long-form conditionals are therefore simulated using a three-instruction sequence. For example, on a forward reference on the VAX-11/780, conditional branches (say 'cbranch Label') are converted into the sequence:

```
opposite-of-cbranch(condition code) internal-label
jmp Label
internal-label:
```
The opposite branch-opcode of a conditional branch is supplied by the grammar (e.g. the opposite branch of branch-if-greater, 'bgtr', on the VAX-11/780 is branch-if-less-than-or-equal-to, 'bleq'). The code generator generates necessary internal labels. When Label is subsequently defined, a cheaper form of branch instruction is used. The exact branch distance is calculated; if the distance is less than the short-branch distance, the entire three-instruction sequence is replaced by 'cbranch Label'. If the distance is representable in a branch-word instruction, the "jmp" is altered to "brw".

5.6 Time versus Space Optimizations

Attributes and disambiguating predicates are very useful in choosing between optimization for space and optimization for time when they conflict. For example, the VAX-11/780 has a three-address arithmetic shift (ashl) and both two and three-address multiply instructions (mull2, mull3) that we can exploit:
Long↑r \rightarrow * Long↑a Long↑r IstTemp (↑r)
  TimeOpt (\downarrow 'ashl' \downarrow 'mul2') PowerTwo (↑a) LOG2 (↑a↑p)
  EMIT (\downarrow 'ashl' \downarrow p \downarrow r \downarrow r)

\rightarrow * Long↑r Long↑a IstTemp (↑r)
  TimeOpt (\downarrow 'ashl' \downarrow 'mul2') PowerTwo (↑a) LOG2 (↑a↑p)
  EMIT (\downarrow 'ashl' \downarrow p \downarrow r \downarrow r)

\rightarrow * Long↑r Long↑a TwoOp (\downarrow*↓a↓r)
  EMIT (\downarrow 'mul2' \downarrow a \downarrow r)

\rightarrow * Long↑a Long↑r TwoOp (\downarrow*↓a↓r)
  EMIT (\downarrow 'mul2' \downarrow a \downarrow r)

\rightarrow * Long↑a Long↑b PowerTwo (↑a) LOG2 (↑a↑p)
  GETTEMP (\downarrow 'long' \↑r)
  EMIT (\downarrow 'ashl' \downarrow p \downarrow b \downarrow r)

\rightarrow * Long↑a Long↑b PowerTwo (↑b) LOG2 (↑b↑p)
  GETTEMP (\downarrow 'long' \↑r)
  EMIT (\downarrow 'ashl' \downarrow p \downarrow a \downarrow r)

\rightarrow * Long↑a Long↑b
  GETTEMP (\downarrow 'long' \↑r)
  EMIT (\downarrow 'mul3' \downarrow a \downarrow b \downarrow r)

The disambiguating predicate \textbf{PowerTwo} evaluates to true if its attribute is a power of two. The applicability of the arithmetic shift production depends further on whether optimization for time is to be preferred over optimization for space. A two-address multiply on the VAX-11/780 occupies less space than an arithmetic shift (which needs three addresses). But an arithmetic shift is considerably faster than a multiply instruction. The compiler writer may define predicates such as \textbf{TimeOpt} in terms of options that are set by the user during compilation.
Chapter 6: Implementation and Results

Implementations of our code generator exist on both the PDP-11/70 and the VAX-11/780. The generator occupies 86K bytes on the PDP-11/70 (37K text + 45K data + 4.3K uninitialized data) and 115K bytes on the VAX-11/780 (48K text + 63K data + 3.9K uninitialized data). The 11/70 implementation generates about 30 lines of assembler code per second (real time), while the VAX version generates about 50 lines per second. In contrast, the C compiler produces about 40 lines per second on the PDP-11/70 and about 60 lines per second on the VAX-11/780. The goals of the implementation are:

(1) portability (minimum change required to retarget the code generator to new machines),
(2) use of state-of-the-art techniques (attribute grammars and attributed parsing),
(3) efficiency of code generation (a one-pass linear parsing technique),
(4) flexibility (code optimizations incrementally incorporated, all optimizations optional),
(5) modularity (instruction-set specification by addition of new productions).

Producing a small code generator was not among the primary goals. Nevertheless, the size turned out to be reasonable.
The code generator can be compiled and used on a minicomputer such as the PDP-11/70.

YACC [Johnson 75], running on the PDP-11/70 and the VAX-11/780, was used to generate tables for these implementations. Its driver was modified to accommodate disambiguating predicates and create parsers for attribute grammars. It required about four minutes to process each of the (highly optimizing) code-generation grammars. More detailed statistics show the complexity of the grammar required:

PDP-11/70 grammar:
- 55 terminals
- 150 non-terminals
- 346 grammar rules
- 739 parser states
- time taken on the PDP-11/70 = 3.48 minutes
  (real time = 3.48 minutes,
   user time = 2.05 minutes,
   system time = 8.8 seconds)

VAX-11/780 grammar:
- 63 terminals
- 179 non-terminals
- 578 grammar rules
- 1273 parser states
- time taken on the VAX-11/780 = 4.09 minutes
  (real time = 4.09 minutes,
   user time = 4.01 minutes,
   system time = 3.8 seconds)

The code produced by our implementations (Cg) on the VAX-11/780 and the PDP-11/70 was compared with that produced by C compilers for the binary-search and string-comparison programs given in Section 2.4. We will ignore assembler code for allocating space for variables, because it is not
important for purposes of comparison. Cg produced the following VAX-11/780 code for the binary search IR (procedure parameters are pushed in reverse order):

```assembly
1  b_search:
2      subl2 $12, sp       # begin level 1
3      movl $1, -4(fp)     # := low l
4      movl $10, -8(fp)    # := high l0
5      moval item, r1     # := adritem #item
6      L20:    addl3 -4(fp), -8(fp), r2
7      divl2 $2, r2       # := middle r2
8      ashl $2, r2, r3    # * middle SIZE
9      addl2 r1, r3       # + adritem r3
10     cmpl (r3), 4(ap)
11     blss L21
12     L21:    addl3 r2, $1, -4(fp)  # + middle 1
13     cmpl (r3), 4(ap)
14     bgtr L19
15     L19:    cmpl -4(fp), -8(fp)  # cmp low high
16     breq L20
17     addl3 -4(fp), $1, r4  # + low 1
18     cmpl r4, -8(fp)  # cmp r4 high
19     breq L23
20     movl r2, r0       # := bsrch middle
21     brb proced_end
22     L23:    cirl r0       # := b_search 0
23     proced_end:
24     ret             # end level 2
25  _main:
26      movl $1, index     # := index l
27      addl3 $item, $4, r0  # + #item SIZE
28      L30:    movl index, (r0)+  # repeat scope
29      aobleq $10, index, L30  # inc & test
30      pushl $5           # arg for bsrch
31      calls $1, b_search  # proc call
32      movl r0, result    # := result proc
33      beql L31
34      pushl result       # arg for print
35      calls $1, _printd   # proc call
36     L31:    ret          # end level 1
```

Three-address instructions have been used optimally in lines 7, 13, 16 and 19. Since, by default, optimization for space is preferred to that for time, a two-address 'divl2' is used instead of an arithmetic shift in line 8. The 'compares' (lines 11 and 14) use register-indirect addressing mode for 'item[middle]'. The value in r3-indirect is used in line 14. The value of 'middle' is saved in r2 and is used in lines 16 and 22. The increment of 'index' in 'item[index]'. within the repeat-loop is subsumed as an auto-increment of register r0 (line 30). Instead of an increment-compare-branch instruction sequence, the special instruction 'aobleq' is used in line 31. All branch instructions are of the shortest form. Possible improvements to this code are:

(1) subsuming array-index calculations within the index addressing mode of the VAX,

(2) replacing branches to a return instruction by return instructions and

(3) retaining temporaries in registers across basic blocks.

Code for array-index calculation is produced because it was explicitly specified in the IR. The VAX's index addressing mode avoids explicit index calculations. A special subscript operator could be added to the IR to capture this mode. In this example, using the index addressing mode would make the compare instructions occupy more space.
For comparison, the C compiler produced the following code for the same binary search program:

```
1     _b_searc:
  2       jbr    L16
  3    L17:   movl   $1,-4(fp)
  4       movl   $10,-8(fp)
  5   L20:   addl3  -8(fp),-4(fp),r0
  6      divl2   $2,r0
  7       movl   r0,r11
  8      cmpl   _item[r11],4(ap)
  9       jlss   L21
 10     addl3  $1,r11,r0
 11      movl   r0,-4(fp)
 12   L21:   cmpl   _item[r11],4(ap)
 13       jgtr   L22
 14      subl3  $1,r11,r0
 15      movl   r0,-8(fp)
 16  L22:L19:cmpl  -4(fp),-8(fp)
 17      jleq   L20
 18    L18:   addl3  $1,-4(fp),r0
 19     cmpl   r0,-8(fp)
 20      jleq   L23
 21      movl   r11,r0
 22       ret
 23   L23:   cir1   r0
 24       ret
 25       ret
 26    L16:   subl2  $8,sp
 27     jbr    L17
 28    _main:
 29       jbr    L26
 30   L27:   movl   $1,_index
 31   L30:   movl   _index,r0
 32      movl   _index,_item[r0]
 33      incl   _index
 34   L29:   cmpl   _index,$10
 35      jleq   L30
 36   L28:   pushl  $5
 37     calls   $1,_b_searc
 38      movl   r0,_result
 39     tstl   _result
 40     jeql   L31
 41     pushl   _result
 42     calls   $1,_printd
 43   L31:   ret
 44   L26:   jbr    L27
```
After the optimization pass (-O flag), the code is:

```assembly
    _b_search:
    subl2 $8,sp
    movl $1,-4(fp)
    movl $10,-8(fp)
    L20:    addl3 -8(fp),-4(fp),r0
    divl3 $2,r0,r11
    cmppl item[r11],4(ap)
    jlss    L21
    addl3 $1,r11,-4(fp)
    L21:
    cmppl item[r11],4(ap)
    jgtr    L19
    subl3 $1,r11,-8(fp)
    L19:
    cmpl -4(fp),-8(fp)
    jleq    L20
    addl3 $1,-4(fp),r0
    cmpl r0,-8(fp)
    jleq    L23
    movl r11,r0
    ret
    L23:
    clrl    r0
    ret
    _main:
    movl $1, index
    movl _index,r0
    movl r0, item[r0]
    aobleq $10,_index,L30
    pushl $5
    calls $1,_b_search
    movl r0,_result
    tstl r0
    jeql    L31
    pushl r0
    calls $1,_printd
    L31:
    ret
```

The unoptimized version of code generated by the C compiler occupies 37% more space than that produced by Cg. A two-address 'divl2' followed by a 'movl' is used instead of a three-address divide (lines 6 and 7). A three-address 'addl3' into r0 followed by a 'movl' of r0 into '-4(fp)' is used instead of a more optimal 'addl3' into '-4(fp)' (lines
10 and 11). Similarly in lines 14 and 15, the 'subl3' instruction is followed by a 'movl'. The index addressing mode on the VAX has been used to avoid generating code for subscript calculations (lines 8, 12 and 32). However, the 'aobleq' instruction is not used to optimize an increment-compare-branch sequence. Furthermore, all branch instructions are of unresolved length. The C compiler relies on the assembler to resolve long/short forms of branch instructions.

The optimized code uses three-address instructions optimally (lines 5, 9, 12 and 15). Furthermore, the special case 'aobleq' is recognized (line 26). After the optimization pass, the C compiler's code occupies 14% more space than that produced by Cg. Cg gets this advantage by remembering register contents, using the auto-increment addressing mode, and using short forms of branch instructions. The time taken by these programs is not large enough to be significantly compared (0.0 seconds). The difference in speeds cannot be resolved by using the built-in clock. Ideally, a comparison could be made using instruction execution times published by the manufacturer but these figures are not released by Digital Equipment Corporation. Furthermore, issues such as cache usage may obscure such a comparison. Cg produced the following PDP-11/70 code for the binary search program:
b_search:
  jsr r5, csv
  sub $4, sp
  mov $1, -10(r5) / := low 1
  mov $12, -12(r5) / := high 10
  mov $item, r1 / := adritem #item
  L20:
  mov -10(r5), r2
  add -12(r5), r2
  asr r2 / := middle r2
  mov r2, r3
  asl r3 / * middle SIZE
  add r1, r3 / + adritem r3
  cmp (r3), 4(r5)
  blt L21
  mov r2, -10(r5)
  inc -10(r5) / + middle 1
  L21:
  cmp (r3), 4(r5)
  bgt L19
  mov r2, -12(r5)
  dec -12(r5) / - middle 1
  L19:
  cmp -10(r5), -12(r5) / cmp low high
  ble L20
  mov -10(r5), r4
  inc r4 / + low 1
  cmp r4, -12(r5)
  ble L23
  mov r2, r0 / := bsrch middle
  br proced_end
  L23:
  clr r0 / := bsrch 0
  proced_end:
  jmp cret / end level 2

_main:
  mov $1, index / := index 1
  mov $item, r0 / := #item SIZE
  add $2, r0
  mov index, (r0)+ / repeat scope
  inc index / increment
  cmp index, $12 / test
  ble L30
  mov $5, (sp) / arg for bsrch
  jsr pc, *$b_search
  mov r0, $result / := result proc
  beq L31
  mov result, (sp) / arg for print
  jsr pc, *$_printd
  L31:
  jmp cret / end level 1
The C compiler on the PDP-11/70 produced:

```
1 _b_searc: jsr r5,csv
2      jbr L1
3 L2:  mov $1,-10(r5)
4      mov $12,-12(r5)
5 L6:  mov -10(r5),r1
6      add -12(r5),r1
7      sxr r0
8      div $2,r0     / could use shift
9      mov r0,r4     / redundant move
10     mov r4,r0     / redundant move
11     asr r0
12     cmp 4(r5),_item(r0)
13      jgt L7
14     mov r4,r0
15     inc r0
16     mov r0,-10(r5)
17 L7:  mov r4,r0
18     asr r0
19     cmp 4(r5),_item(r0)
20      jlt L8
21     mov r4,r0
22     dec r0
23     mov r0,-12(r5)
24 L8:L4: cmp -12(r5),-10(r5)
25      jge L6
26     mov -10(r5),r0
27     inc r0
28     cmp -12(r5),r0
29      jge L9
30     mov r4,r0
31      jbr L3
32 L9:  clrz r0
33      jbr L3
34 L3:  jmp cret
35 L1:  sub $4,sp
36      jbr L2
37 _main: jsr r5,csv
38      jbr L10
39 L11: mov $1, _index
40 L15: mov _index,r0
41     asr r0
42     mov _index, _item(r0)
43      inc _index
44 L13: cmp $12, _index
45      jge L15
46 L14: mov $5,(sp)
47      jsr pc,*$_b_searc
48     mov r0, _result
```
The C compiler's code for the PDP-11/70 occupies 30% more space than that produced by Cg. Cg uses an arithmetic shift instruction in line 11 whereas the C compiler produced a divide instruction (line 8). Furthermore, lines 9 and 10 are redundant move instructions and line 49 is a redundant test produced by the C compiler. Cg did not produce these redundant instructions and was also able to employ an auto-increment in line 38. The code produced by the C compiler after its optimization pass is given on the next page. Once again, the arithmetic shift is not used instead of division by two, and the redundant move instructions are still present. However, the redundant test is removed. The C compiler's code now occupies 15% more space than that produced by Cg.
C compiler's code after optimization pass:

```
1._b_searc: jsr r5, csv
2. sub $4, sp
3. mov $1, -l0(r5)
4. mov $12, -l2(r5)
5. L6: mov -l0(r5), rl
6. add -l2(r5), rl
7. sxt r0
8. div $2, r0 / could use shift
9. mov r0, r4 / redundant move
10. mov r4, r0 / redundant move
11. asl r0
12. cmp 4(r5), _item(r0)
13. jgt L7
14. mov r4, r0
15. inc r0
16. mov r0, -l0(r5)
17. L7: mov r4, r0
18. asl r0
19. cmp 4(r5), _item(r0)
20. jlt L4
21. mov r4, r0
22. dec r0
23. mov r0, -l2(r5)
24. L4: cmp -l2(r5), -l0(r5)
25. jge L6
26. mov -l0(r5), r0
27. inc r0
28. cmp -l2(r5), r0
29. jge L9
30. mov r4, r0
31. L3: jmp cret
32. L9: clr r0
33. jbr L3
34._main: jsr r5, csv
35. mov $1, _index
36. L15: mov _index, r0
37. asl r0
38. mov _index, _item(r0)
39. inc _index
40. cmp $12, _index
41. jge L15
42. mov $5, (sp)
43. jsr pc, *$_b_searc
44. mov r0, _result
45. jeq L12
46. mov r0, (sp)
47. jsr pc, *$_printd
48. L12: jmp cret
```
We now compare the code produced for the string-comparison program of Section 2.4. This program was intentionally chosen as a case in which the C compiler could produce highly optimized code. Cg produced the following VAX-11/780 code:

```
  _main:
    movl 8(ap), r1      # argv in a reg
    cmpl 4(ap), $2      # cmp argc 2
    bleq L15
    movl 4(r1), r0      # arg ← argv+4
    cmpb (r0), $45      # ascii '−'
    bneq L2
    cmpb 1(r0), $112    # ascii 'p'
    bneq L2
    pushl $8            # last parameter first
    pushl 12(r1)        # second parameter
    pushl 8(r1)         # first parameter
    calls $3, strcmp     # proc call
    tstl r0
    bneq L3
    pushl $1            # parameter for exit
    calls $1, exit
    L3: L2: L15:
    pushl $0            # parameter for exit
    calls $1, exit
    ret                  # end level 1
    strcmp:
    movl 12(ap), r5     # begin level 1
    movl 8(ap), r4
    movl 4(ap), r3
    clrl r1             # := i 0
    brb L25
    L2001: clrb r2      # explicit Boolean result
    cmpb (r3)+, (r4)+
    bneq L9000
    incb r2
    L9000: tstb r2
    bneq L23
    movl $1, r0         # := strcmp l
    brb L13
    L23: incl r1        # := i + i l
    L25: cmpl r1, r5    # cmp i len
    biss L2001
    clrl r0             # := strcmp Ø
    L13: ret             # end level 1
```
Cg used indexing (i.e., \( l(r0) \)) instead of addition by \( l \) (line 8) and auto-increments, i.e., `cmpb (r3)+, (r4)+ (line 29). However, because of the IR for `if(*str1++ != *str2++)', \( r2 \) is used to store the result of the comparison. After optimization, the C compiler produced the following VAX-11/780 code:

```
1   _main:
  2       movl     8(ap),r11
  3       cmpl     4(ap),$2
  4       jleq    L15
  5       movl     4(r11),r10
  6       cmpl     (r10),$45
  7       jneq    L15
  8       cmpl     1(r10),$112
  9       jneq    L15
 10      pushl    $8
 11      pushl    12(r11)
 12      pushl    8(r11)
 13      calls    $3,_strncmp
 14      tstl     r0
 15      jneq    L15
 16      pushl    $1
 17      calls    $1,_exit
 18 L15:    pushl    $0_
 19      calls    $1,_exit
 20      ret
 21   _strncmp:
 22       movl     4(ap),r11
 23       movl     8(ap),r10
 24       movl     12(ap),r9
 25       cplt     r8
 26       jbr      L25
 27 L20001:  cmplb    (r11)+,(r10)+
 28       jeql     L23
 29       movl     $1,r0
 30      ret
 31 L23:    incb     r8
 32 L25:    cmpl     r8,r9
 33       jlss     L20001
 34       cplt     r0
 35      ret
```
The C compiler's code after optimization occupies 10% more space than that produced by Cg (mainly due to branch instructions). Cg produced the following PDP-11/70 code:

```
1 _main:  jsr  r5, csv  / begin level 1
2       mov  6(r5), r1  / argv in a reg
3       cmp  4(r5), $2  / cmp argc 2
4       ble  L15
5       mov  2(r1), r0  / arg ← arg+4
6       cmpb  (r0), $55  / ascii '-'
7       bne  L2
8       cmpb  1(r0), $160  / ascii 'p'
9       bne  L2
10      mov  $10, (sp)  / last parameter
11      mov  6(r1), -(sp)  / second parameter
12      mov  4(r1), -(sp)  / first parameter
13      jsr  pc, **$strncmp
14      cmp  (sp)+, (sp)+  / reset stack top
15      tst  r0
16      bne  L3
17      mov  $1, (sp)  / parameter, exit
18      jsr  pc, **$exit
19      L3: L2: L15:
20      clr  (sp)  / parameter, exit
21      jsr  pc, **$exit
22      jmp  cret  / end level 1
23      L2001: strncmp:
24      jsr  r5, csv  / begin level 1
25      mov  10(r5), (sp)  / register pref
26      mov  6(r5), r4
27      mov  4(r5), r3
28      clr  r1  / := i 0
29      br  L25
30      L2001: clr r2  / explicit Boolean result
31      cmpb  (r3)+, (r4)+
32      bne  L9004
33      L9004: incb  r2
34      bne  L23
35      mov  $1, r0  / := strncmp 1
36      br  L13
37      L23: inc  r1  / := i + i 1
38      L25: cmp  r1, (sp)  / cmp i len
39      blt  L2001
40      clr  r0  / := strncmp 0
41      L13: jmp  cret  / end level 1
```
The C compiler produced the following PDP-11/70 code (after optimization pass):

```assembly
1  _main:
  2     jsr    r5,csv
  3     mov    6(r5),r4
  4     cmp    $2,4(r5)
  5     jge    L4
  6     mov    2(r4),r3
  7     cmpb   $55,(r3)
  8     jne    L4
  9     cmpb   $160,1(r3)
10    jne    L4
11    mov    $10,(sp)
12    mov    6(r4),-(sp)
13    mov    4(r4),-(sp)
14    jsr    pc,*$_strncmp
15    cmp    (sp)+,(sp)+
16    tst    r0
17    jne    L4
18    mov    $1,(sp)
19    jsr    pc,*$_exit
20   L4:
21     clr    (sp)
22    jsr    pc,*$_exit
23    jmp    cret
24  _strncmp:
25     jsr    r5,csv
26     mov    4(r5),r4
27     mov    6(r5),r3
28     mov    10(r5),r2
29     tst    -(sp)
30     clr    -(10(r5))
31   L20001:  cmpb   (r3)+,(r4)+
32     jeq    L12
33     mov    $1,r0
34   L9:    jmp    cret
35   L12:    inc    -10(r5)
36   L10:    cmp    r2,-10(r5)
37     jgt    L20001
38     clr    r0
39     jbr    L9
```

Even though the C compiler uses two passes, its output occupies 11% more space than that produced by Cg. In most other respects, the two programs are almost identical.
Chapter 7: Conclusion

Language development tools on the Unix system [Johnson 80] have been used to process attribute grammars for purposes of automating compiler code generation. The availability of attribute-grammar parsers could have considerably eased and hastened this implementation. Nevertheless, YACC and LEX were very useful. Without these tools, it would have been harder and more time-consuming to implement the code generator.

Earlier research done by Glanville has been extended by adding attributes to instruction-set descriptions. The resulting code generator has demonstrated a definite improvement in code quality over Glanville's code generator. Machine-dependent optimizations such as using specialized instructions, complex addressing modes (e.g. auto-increment/decrement), span-dependent branch optimizations and peephole optimizations over a very wide window have been incorporated within the attributed parsing framework of code generation. Such optimizations have defied automatic code-generators of the past. Furthermore, all these optimizations are essentially obtained in a single-pass code generation scheme. In most cases, the results reveal better code than that produced by the C compiler using its additional pass of peephole optimization. The time
taken by Cg to produce code is roughly the same as that
taken by the entire C compiler. This observation suggests
that when Cg is used with a compiler front end, the total
time taken will be more than that of the C compiler. How-
ever, experimental results suggest that the front end need
not take more than a few seconds to produce the IR required
by Cg on reasonably large programs. Moreover, it is far
easier to interface front ends with Cg than with the C
compiler's code generator. It required less than ten hours
to produce attributed prefix IR from a Modula front end,
whereas it took months to interface a Pascal front end with
the Portable C compiler's code generator.

The code-optimization results are very encouraging. Cg
produces code comparable to hand-written assembler code for
user programs. It produces code far superior to the unop-
timizing C compiler on both the PDP-11/70 and the VAX-
11/780. In most cases, Cg produces code that uses 35-50%
less space than the code produced by the C compilers prior
to "-O" optimization. This space reduction in object code
is mainly due to optimization of redundant loads and
stores, using auto-increment/decrement addressing modes,
using specialized instructions and short forms of branch
instructions wherever possible. In the examples used for
comparison, C was given the advantage of explicit register
preference declarations. If such explicit declarations are
omitted, the C compiler makes no attempt to retain variables or results in registers. In contrast, Cg attempts to retain temporary results and variables in registers within basic blocks. This optimization is another reason for Cg's object code efficiency when compared with the C compiler. Even with the peephole optimization performed by the C compiler, the code produced by Cg is usually 5-10% smaller. The string-comparison example was chosen to illustrate a special case where the C compiler produces auto-increment addressing modes. The C compiler specifically looks for the auto-increment operator ('++') in a user program and never uses auto-increment otherwise. Therefore, if the C compiler's code generator is used with a Pascal front end, for example, it can never utilize the auto-increment addressing mode. In contrast, Cg recognizes general constructs amenable to auto-increment and auto-decrement. Most of its optimization power is derived from keeping results in registers, remembering equivalent locations and last usages of registers. It never emits redundant loads and stores, which are common even in the C compiler's optimized code. The C compiler always produces long-form branch op-codes. Resolution of long/short-address branch op-codes is left to the assembler. If the assembler does not perform span-dependent optimization, the code produced may be significantly larger.
An amazingly wide variety of code-generation optimizations can be realized in a highly modular manner. Almost all optimizations can be realized by addition of new attribute grammar productions. Furthermore, when the code generator is retargeted to a new machine, most of the basic (non-specialized) productions can be retained. In particular, a simple (but un-optimized) code generator can be implemented for a machine easily and rapidly. As time permits and the need arises, improvements can be included by adding new rules to the machine description and automatically regenerating the code generator. The chief difference between an optimized and an unoptimized code generator is how carefully and thoroughly the production rules reflect the details and complexities of the target machine.

We have retained the speed of Glanville's code generator by using a one-pass, linear parsing technique. It is faster than those implemented by Fraser and Cattell and is expected to be much faster than that proposed by Ripken. Furthermore, all properties established by Glanville hold for our implementation:

1. correctness of the code generation algorithm,
2. detection of syntactic errors in the IR, and
3. detection of incomplete instruction-set specification by blocking (instead of infinitely looping or generating incorrect code).
Even though the code generator requires substantial data structures for optimization, its size is very reasonable. It can run on computers with a limited address space such as the PDP-11/70.

Unlike Glanville and Cattell, we have viewed storage binding as part of the issue of portable code generation. Our design has attempted to isolate almost all machine-dependent aspects of compiler code generation to a single software package. In our code generator, it is very easy to alter activation record formats on the run-time stack, whereas in conventional compilers, this change may affect several sections of code. The intermediate representation designed here is at a higher level than that proposed by Glanville. Furthermore, use of attributes in the IR helps convey information from machine-independent global optimizers to the code generator. This design, therefore, provides a better interface with the machine-independent parts of a compiler and significantly simplifies retargeting all aspects of code generation to new machines.

Apart from its use in portable compilers, the code generator may be used in research to provide an easy technique for experimenting with various optimizations. Such experiments usually only require modification of the attribute grammar specification for the target machine.
This research has successfully demonstrated:

(1) the design of an IR for portable code generation,
(2) the use of attributes to interface machine-independent aspects of a compiler with the machine-dependent parts,
(3) the use of attribute grammars to describe the details and complexities of the target machine for purposes of code generation and
(4) the incorporation of machine-dependent and peephole optimizations in a routine, cheap and reliable manner within an attributed parsing framework of code generation.

There is considerable scope for improving the current implementation and for extending this research. The size of the code generator can be reduced to some extent by compacting the transition tables produced by LEX (which occupy 30K bytes). The source code can be further optimized (by hand) to reduce the size of the code generator.

The IR specification provides considerable flexibility in the form of attributes. As an extension, dynamic arrays, dope-vector specification, records, Simula classes and Modula processes can be added to our design. Records and structure fields can be specified by the front end (as '. R f', where 'R' is the name of the structure (record), 'f' is its field name and '.' is a qualification operator).
Instead of freeing all registers at the end of a basic block, the code generator can be guided by global analysis of variables that are live or dead upon exit from a basic block. In the binary search program, the last 'pushl' instruction could use less space if 'r0' were used instead of 'result'. Before exiting the basic block that ends with 'beql L3l', the code generator could have retained the value of 'result' in 'r0' (with some guidance from the front end).

All these extensions can be easily incorporated using the data structures and routines existing in our implementation. Our implementation turned out to be modularly divided into the storage binding phase (done by LEX) and the instruction selection phase (done by YACC). The extensions proposed above are restricted to the LEX part of this implementation.

We have experimented with the code generator as part of a real compiler in only a few test runs. More experiments are necessary to test the code generator in real compiler environments. Although we have experimented only with the VAX-11/780 and the PDP-11/70, it should be fairly easy to retarget the code generator to the IBM-370 by adding attributes to Glanville's existing instruction-set specification for the IBM-370. However, more experiments with attribute
grammar specifications are needed for other machines, including special purpose computers such as the Burroughs B-5500, CDC-Star, Cray-1, data-flow architectures and capability-based machines (Intel-iAPX 432).

The reader familiar with optimization literature will notice dozens of machine-dependent optimizations that are not mentioned in this dissertation. Our intention has not been to incorporate all possible optimizations, but rather to show how certain difficult ones can be easily incorporated in our code generation scheme. Some optimizations are dependent on others and can be applied iteratively. Thus, they suggest more than a single pass over the generated code. Time-varying attributes [Skedzeleski 78] can easily specify iterative algorithms in a non-procedural manner and efficiently implement them. Future research in iterative optimizations can therefore proceed in two directions:

(a) hiding iterations within attribute action-symbols, or
(b) introducing an attribute-evaluator iterator.

Such an iterative evaluation must be performed by traversing parse trees, but the order of evaluation of attributes can be calculated at evaluator-generation (code-generator generation) time rather than at code-generation time. The drawback of such an iterative approach may very well be the amount of time taken to achieve the optimizations. More
research is necessary to determine if the time taken justifies the extra optimizations gained.

Optimization of object code to increase execution speed has not received much attention so far in code-optimization research. The use of disambiguating predicates (like the predicate TimeOpt in Chapter 5) with a separate ordering of these productions for time optimization could be a starting point for this research.

In this dissertation, we have investigated the use of attribute grammars in automating software (i.e. a code generator). By augmenting our attribute grammar specifications with more details (such as bit-level specifications) of the target architecture, they may become useful tools in hardware design and synthesis as an improvement to ISPL [Barbacci 76].
Bibliography


[McKeeman 65] W.M. McKeeman, "Peephole Optimization",


[Milton 77] D.R. Milton, "Syntactic Specification and
Analysis with Attribute Grammars", PhD

Generator", ACM Sigplan Symp. Compiler Con-

[Newcomer 75] J.M. Newcomer, "Machine Independent Genera-
University, 1975.


3 pp. 35-44, Mar 1980.

[Richards 71] M. Richards, "The Portability of the BCPL
Compiler", Software Practice and Experi-
ence, 1, pp. 135-146, 1971.

[Ripken 77] K. Ripken, "Formale Beschreibung von
Maschinen, Implementierungen und Op-
timierender Maschinen-codeerzeugung aus At-
tribuierten Programmgren", Technische
Univer. Munchen, Munich, Germany, July
1977.

Programming Language", Prentice-Hall, En-


Appendix A: Intermediate Representation

The intermediate representation is composed of operators, operands and attributes. Attributes are associated with operators as well as operands. For succinctness, we have taken some liberties with the usual attribute grammar formalism. Variable numbers of attributes may occur and their order of occurrence is not important. The obvious domain rules apply (e.g. the variables global, local, display have SCOPE as their domain, and character, integer, real have TYPE as their domain). Each operator is given with its arity and attributes.

<table>
<thead>
<tr>
<th>Attribute Domains</th>
<th>Attribute Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amount</td>
<td>positive integer</td>
</tr>
<tr>
<td>Branch</td>
<td>branch op-codes</td>
</tr>
<tr>
<td>Kind</td>
<td>procedure, function</td>
</tr>
<tr>
<td>Optkind</td>
<td>time, space</td>
</tr>
<tr>
<td>Order</td>
<td>obverse, reverse</td>
</tr>
<tr>
<td>Prefer</td>
<td>register</td>
</tr>
<tr>
<td>Return</td>
<td>character, integer, long integer, pointer, real</td>
</tr>
<tr>
<td>Scope</td>
<td>global, static, local, chain, display, external</td>
</tr>
<tr>
<td>Type</td>
<td>character, integer, long integer, pointer, real</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Operands</th>
<th>Attribute Domains</th>
</tr>
</thead>
<tbody>
<tr>
<td>SIZE (size of data type)</td>
<td>Type</td>
</tr>
<tr>
<td>Real number</td>
<td>Amount, Prefer, Scope, Type</td>
</tr>
<tr>
<td>Unsigned integer</td>
<td>Kind, Order, Return</td>
</tr>
<tr>
<td>Identifier</td>
<td></td>
</tr>
<tr>
<td>Identifier (procedure/function name)</td>
<td></td>
</tr>
<tr>
<td>Operator</td>
<td>arity</td>
</tr>
<tr>
<td>----------</td>
<td>-------</td>
</tr>
<tr>
<td>:</td>
<td>1</td>
</tr>
<tr>
<td>{</td>
<td>0</td>
</tr>
<tr>
<td>;</td>
<td>0</td>
</tr>
<tr>
<td>:=</td>
<td>2</td>
</tr>
<tr>
<td>@</td>
<td>1</td>
</tr>
<tr>
<td>,</td>
<td>2</td>
</tr>
<tr>
<td>#</td>
<td>1</td>
</tr>
<tr>
<td>goto</td>
<td>1</td>
</tr>
<tr>
<td>}</td>
<td>0</td>
</tr>
<tr>
<td>call</td>
<td>1</td>
</tr>
<tr>
<td>&lt;</td>
<td>3</td>
</tr>
<tr>
<td>&gt;</td>
<td>3</td>
</tr>
<tr>
<td>=</td>
<td>3</td>
</tr>
<tr>
<td>&lt;=</td>
<td>3</td>
</tr>
<tr>
<td>&gt;=</td>
<td>3</td>
</tr>
<tr>
<td>&lt;&gt;</td>
<td>3</td>
</tr>
<tr>
<td>0&lt;</td>
<td>2</td>
</tr>
<tr>
<td>0&gt;</td>
<td>2</td>
</tr>
<tr>
<td>0=</td>
<td>2</td>
</tr>
<tr>
<td>0&lt;=</td>
<td>2</td>
</tr>
<tr>
<td>0&gt;=</td>
<td>2</td>
</tr>
<tr>
<td>0&lt;&gt;</td>
<td>2</td>
</tr>
<tr>
<td>+</td>
<td>2</td>
</tr>
<tr>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>*</td>
<td>2</td>
</tr>
<tr>
<td>/</td>
<td>2</td>
</tr>
<tr>
<td>&amp;</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>!</td>
<td>2</td>
</tr>
<tr>
<td>~</td>
<td>1</td>
</tr>
<tr>
<td>~*</td>
<td>2</td>
</tr>
<tr>
<td>~&amp;</td>
<td>2</td>
</tr>
<tr>
<td>!</td>
<td></td>
</tr>
<tr>
<td>~</td>
<td>1</td>
</tr>
</tbody>
</table>
Appendix B: Addressing-Mode Tables

<table>
<thead>
<tr>
<th>Bits</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (rightmost) and 1</td>
<td>0, 1, 2 or 3 levels of indirection</td>
</tr>
<tr>
<td>2</td>
<td>1 if base register is used</td>
</tr>
<tr>
<td>3</td>
<td>1 if displacement field is used</td>
</tr>
<tr>
<td>4</td>
<td>1 if index register field is used</td>
</tr>
<tr>
<td>5 and 6</td>
<td>00 auto-decrement</td>
</tr>
<tr>
<td></td>
<td>01 auto-increment</td>
</tr>
<tr>
<td></td>
<td>10 and 11 not used</td>
</tr>
</tbody>
</table>

To represent additional addressing-mode properties more bits are required (e.g. to represent addressing modes of architectures that support more than three levels of indirection). Entries are ordered according to the numerical value of their bit specification. Some bit combinations are not supported by the architecture (they are marked "??"). Along with each entry, a factor (in bytes) is used to indicate the addressing mode's contribution towards instruction size. "%d" represents an integer value and "%s" represents a symbol string.

<table>
<thead>
<tr>
<th>VAX-11/780 combination</th>
<th>format</th>
<th>size factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0000001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0000100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0000101</td>
<td>(r%d)+</td>
<td>1</td>
</tr>
<tr>
<td>0000110</td>
<td>*(r%d)+</td>
<td>1</td>
</tr>
<tr>
<td>0001001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0001100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0001101</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0010000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0010001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0010100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0010101</td>
<td>(r%d)+[r%d]</td>
<td>2</td>
</tr>
<tr>
<td>0010110</td>
<td>*(r%d)+[r%d]</td>
<td>2</td>
</tr>
<tr>
<td>0011001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0011100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0011101</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0100000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0100011</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0100100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0100101</td>
<td>-(r%d)</td>
<td>1</td>
</tr>
<tr>
<td>0101000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0101001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0101100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0101101</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0110000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0110001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0110101</td>
<td>-(r%d)[r%d]</td>
<td>2</td>
</tr>
<tr>
<td>0110110</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0111001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0111100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>0111101</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1000000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1000001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1000100</td>
<td>r%d</td>
<td>1</td>
</tr>
<tr>
<td>1000101</td>
<td>(r%d)</td>
<td>1</td>
</tr>
<tr>
<td>1001000</td>
<td>$%d</td>
<td>2</td>
</tr>
<tr>
<td>1001001</td>
<td>*%d</td>
<td>2</td>
</tr>
<tr>
<td>1001100</td>
<td>%d(r%d)</td>
<td>2</td>
</tr>
<tr>
<td>1001101</td>
<td>*%d(r%d)</td>
<td>2</td>
</tr>
<tr>
<td>1010000</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1010001</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1010100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1010101</td>
<td>(r%d)[r%d]</td>
<td>2</td>
</tr>
<tr>
<td>1011000</td>
<td>$%d[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1011001</td>
<td>*%d[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1011100</td>
<td>%d(r%d)[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1011101</td>
<td>*%d(r%d)[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1100000</td>
<td>%s</td>
<td>2</td>
</tr>
<tr>
<td>1100001</td>
<td>*%s</td>
<td>2</td>
</tr>
<tr>
<td>1100100</td>
<td>%s(r%d)</td>
<td>2</td>
</tr>
<tr>
<td>1100101</td>
<td>*%s(r%d)</td>
<td>2</td>
</tr>
<tr>
<td>1101000</td>
<td>%s+%d</td>
<td>2</td>
</tr>
<tr>
<td>1101001</td>
<td>*%s+%d</td>
<td>2</td>
</tr>
<tr>
<td>1101100</td>
<td>??</td>
<td>2</td>
</tr>
<tr>
<td>1101101</td>
<td>??</td>
<td>2</td>
</tr>
<tr>
<td>1110000</td>
<td>%s[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1110001</td>
<td>*%s[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1110100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1111000</td>
<td>%s+%d[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1111001</td>
<td>*%s+%d[r%d]</td>
<td>3</td>
</tr>
<tr>
<td>1111100</td>
<td>??</td>
<td>0</td>
</tr>
<tr>
<td>1111101</td>
<td>??</td>
<td>0</td>
</tr>
</tbody>
</table>
#define CONDITION_CODE 4 /* 4 condition codes */
A = arithmetic operations and condition code setting
B = condition code set by both operands
C = op-code used only for condition-code setting
N = condition code not affected
R = condition code set by any operand
T = condition code only tested
Ø = condition code set to zero
1 = condition code set to one
Instruction timings are not available from manufacturer.

<table>
<thead>
<tr>
<th>VAX</th>
<th>opcode</th>
<th>size</th>
<th>n</th>
<th>z</th>
<th>v</th>
<th>c</th>
<th>who sets</th>
<th>cc</th>
<th>use</th>
</tr>
</thead>
<tbody>
<tr>
<td>addb2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addb3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addd2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addd3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addf2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addf3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addl2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addl3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addw2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>addw3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>aobleq</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>aoblls</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>ashl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>beql</td>
<td>1</td>
<td>N</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bgeq</td>
<td>1</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bgtr</td>
<td>1</td>
<td>T</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bisb2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bisb3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bisl2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bisl3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bisw2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bisw3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>bitb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bitl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bitw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bleq</td>
<td>1</td>
<td>T</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>blss</td>
<td>1</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>bneq</td>
<td>1</td>
<td>N</td>
<td>T</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>brb</td>
<td>2</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>brw</td>
<td>3</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td></td>
<td>Ø</td>
<td>C</td>
<td></td>
</tr>
<tr>
<td>calls</td>
<td>1</td>
<td>Ø</td>
<td>Ø</td>
<td>Ø</td>
<td>Ø</td>
<td></td>
<td>Ø</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>clrb</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>1</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>clrd</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>1</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>clrf</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>1</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>clrl</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td></td>
<td>1</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>mnemonic</td>
<td>op1</td>
<td>op2</td>
<td>op3</td>
<td>op4</td>
<td>op5</td>
<td>dest</td>
<td>size</td>
<td>category</td>
<td></td>
</tr>
<tr>
<td>------------</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>-----</td>
<td>------</td>
<td>------</td>
<td>----------</td>
<td></td>
</tr>
<tr>
<td>clrq</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>clrw</td>
<td>1</td>
<td>Ø</td>
<td>1</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmpb</td>
<td>1</td>
<td>B</td>
<td>B</td>
<td>Ø</td>
<td>B</td>
<td>0</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmpd</td>
<td>1</td>
<td>B</td>
<td>B</td>
<td>Ø</td>
<td>B</td>
<td>0</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmpf</td>
<td>1</td>
<td>B</td>
<td>B</td>
<td>Ø</td>
<td>B</td>
<td>0</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmpi</td>
<td>1</td>
<td>B</td>
<td>B</td>
<td>Ø</td>
<td>B</td>
<td>0</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cmpw</td>
<td>1</td>
<td>B</td>
<td>B</td>
<td>Ø</td>
<td>B</td>
<td>0</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtbd</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtbf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtbl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtbw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtdb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtdf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtdl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtdw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtfd</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtf1</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtfw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtlb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtdi</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtfi</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtlw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtrdl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>cvtrfl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>decb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>decl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>decw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divb2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divb3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divd2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divd3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divf2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divf3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divl2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divl3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divw2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>divw3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>incb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>incl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>incw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>jmp</td>
<td>5</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
<td>Ø</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mcomb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mcoml</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mcomw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mnegb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Instruction</td>
<td>R1</td>
<td>R2</td>
<td>R3</td>
<td>R4</td>
<td>Op</td>
<td>Size</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------------</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>----</td>
<td>------</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mnegd</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mnegf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mnegl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mnegw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movab</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movad</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movaf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>moval</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movaq</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movaw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movd</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movq</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>movw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulb2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulb3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>muld2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>muld3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulf2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulf3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mull2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mull3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulw2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>mulw3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushab</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushad</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushaf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushal</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushaq</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushaw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pushl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sobgeq</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>sobgtr</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>1</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subb2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subb3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subd2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subd3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subf2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subf3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subl2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subl3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subw2</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>2</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>subw3</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>N</td>
<td>3</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tstb</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>1</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tstd</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>1</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tstf</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>1</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tstl</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>1</td>
<td>C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tstw</td>
<td>1</td>
<td>R</td>
<td>R</td>
<td>Ø</td>
<td>Ø</td>
<td>1</td>
<td>C</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Appendix D: VAX/780 Attribute Grammar

Addressing mode productions

Address↑a → DirectModes↑a
→ IndirectModes↑a

IndirectModes↑a → @ DirectModes↑b NotIndirect (↓b)
   ADDR (♀@ +b ↑a)
   → AnotherLevel↑a

DirectModes↑a → Datum↑a
→ # Datum↑b NotAssign
   ADDR (♀# +b ↑a)
→ , Disp↑b Base↑c
   ADDR (♀b +c ↑a)
→ , , Disp↑b Base↑c Index↑d
   ADDR (♀b +c +d ↑a)

→ Register
→ Subsumptions

Base↑a → DirectModes↑a IsReg (↓a)
→ DirectModes↑b
   GETREG (♀'long' ↑a)
   EMIT (♀'movl' ♀b ♀a)
→ IndirectModes↑a IsReg (↓a)
→ IndirectModes↑b
   GETREG (♀'long' ↑a)
   EMIT (♀'movl' ♀b ♀a)

AnotherLevel↑a → @ IndirectModes↑b
   GETREG (♀'long' ↑r)
   EMIT (♀'movl' ♀b ♀r)
   ADDR (♀@ ♀r ↑a)

Subsumptions↑a → @ + Byte↑b Byte↑c Iscons (♀c) IsReg (↓b)
   ADDR (♀+b ♀c ♀a)
→ @ + Byte↑b Byte↑c Iscons (♀b) IsReg (♀c)
   ADDR (♀+b ♀c ♀a)
→ @ + Word↑b Word↑c Iscons (♀c) IsReg (♀b)
   ADDR (♀+b ♀c ♀a)
→ @ + Word↑b Word↑c Iscons (♀b) IsReg (♀c)
   ADDR (♀+b ♀c ♀a)
→ @ + Long↑b Long↑c Iscons (♀c) IsReg (♀b)
   ADDR (♀+b ♀c ♀a)
→ @ + Long↑b Long↑c Iscons (♀b) IsReg (♀c)
   ADDR (♀+b ♀c ♀a)
→ @ - Byte↑b Byte↑c Iscons (♀c) IsReg (♀b)
   ADDR (♀-b ♀c ♀a)
→ @ - Word↑b Word↑c Iscons (♀c) IsReg (♀b)
   ADDR (♀-b ♀c ♀a)
→ @ - Long↑b Long↑c Iscons (♀c) IsReg (♀b)
   ADDR (♀-b ♀c ♀a)
Instruction selection productions

Byte\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsByte (\texttt{\textasciitilde{}a})
Word\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsWord (\texttt{\textasciitilde{}a})
Long\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsLong (\texttt{\textasciitilde{}a})
Float\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsFloat (\texttt{\textasciitilde{}a})
Double\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsDouble (\texttt{\textasciitilde{}a})
Quad\texttt{\textasciitilde{}a} \rightarrow Address\texttt{\textasciitilde{}a} IsQuad (\texttt{\textasciitilde{}a})

Data transfer instructions

Assignment \rightarrow := Byte\texttt{\textasciitilde{}a} Byte\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('clrb'\texttt{\textasciitilde{}a})
\rightarrow := Byte\texttt{\textasciitilde{}a} Byte\texttt{\textasciitilde{}b} DELAY ('movb'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Word\texttt{\textasciitilde{}a} Word\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('clrw'\texttt{\textasciitilde{}a})
\rightarrow := Word\texttt{\textasciitilde{}a} Word\texttt{\textasciitilde{}b} DELAY ('movw'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} Long\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushl'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} Long\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('crlb'\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} Long\texttt{\textasciitilde{}b} DELAY ('movl'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Quad\texttt{\textasciitilde{}a} Quad\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('clrq'\texttt{\textasciitilde{}a})
\rightarrow := Quad\texttt{\textasciitilde{}a} Quad\texttt{\textasciitilde{}b} DELAY ('movq'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Float\texttt{\textasciitilde{}a} Float\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('clrf'\texttt{\textasciitilde{}a})
\rightarrow := Float\texttt{\textasciitilde{}a} Float\texttt{\textasciitilde{}b} DELAY ('movf'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Double\texttt{\textasciitilde{}a} Double\texttt{\textasciitilde{}b} IsZero (\texttt{\textasciitilde{}b}) EMIT ('clrd'\texttt{\textasciitilde{}a})
\rightarrow := Double\texttt{\textasciitilde{}a} Double\texttt{\textasciitilde{}b} DELAY ('movd'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Byte\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushab'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Byte\texttt{\textasciitilde{}b} EMIT ('movab'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Word\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushaw'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Word\texttt{\textasciitilde{}b} EMIT ('movaw'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Long\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushal'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Long\texttt{\textasciitilde{}b} EMIT ('moval'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Float\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushaf'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Float\texttt{\textasciitilde{}b} EMIT ('movaf'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Quad\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushaq'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Quad\texttt{\textasciitilde{}b} EMIT ('movaq'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})
\rightarrow := Long\texttt{\textasciitilde{}a} #Double\texttt{\textasciitilde{}b} IsStack (\texttt{\textasciitilde{}a}) EMIT ('pushad'\texttt{\textasciitilde{}b})
\rightarrow := Long\texttt{\textasciitilde{}a} #Double\texttt{\textasciitilde{}b} EMIT ('movad'\texttt{\textasciitilde{}b}\texttt{\textasciitilde{}a})

Special instructions

Special \rightarrow := Long\texttt{\textasciitilde{}d} - Long\texttt{\textasciitilde{}a} Long\texttt{\textasciitilde{}b} \leq Long\texttt{\textasciitilde{}c} Label\texttt{\textasciitilde{}n}
\texttt{IsOne} (\texttt{\textasciitilde{}b}) SobOk (\texttt{\textasciitilde{}d}\texttt{\textasciitilde{}a}\texttt{\textasciitilde{}c}\texttt{\textasciitilde{}n})
\texttt{EMIT} (\texttt{'sobgeq'\texttt{\textasciitilde{}d}\texttt{\textasciitilde{}n})
\rightarrow := Long\texttt{\textasciitilde{}d} - Long\texttt{\textasciitilde{}a} Long\texttt{\textasciitilde{}b} < Long\texttt{\textasciitilde{}c} Label\texttt{\textasciitilde{}n}
\texttt{IsOne} (\texttt{\textasciitilde{}b}) SobOk (\texttt{\textasciitilde{}d}\texttt{\textasciitilde{}a}\texttt{\textasciitilde{}c}\texttt{\textasciitilde{}n})
\texttt{EMIT} (\texttt{'sobgt'\texttt{\textasciitilde{}d}\texttt{\textasciitilde{}n})}
→ := Long↑d - Long↑a Long↑b  
   Ørellop↑br Long↑c Label↑n IsOne (♀b)  
       AUTOINC (♀'incl'♀d)  
       EMIT (♀'tstl'♀c)  
       EMIT (♀br ♀n)
→ := Long↑d + Long↑a Long↑b  
   <= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀e♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   <= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀e♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   <= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀e♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀b)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aobleq'♀f♀d♀n)
→ := Long↑d + Long↑a Long↑b  
   >= Long↑e Long↑f Label↑n IsOne (♀a)  
       AobOK (♀d♀av♀f♀n) EMIT (♀'aoblss'♀e♀d♀n)
Arithmetic and Boolean instructions

Byte\textarrow{fr} \rightarrow ^{~} \text{Byte} \textarrow{fa} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r) \text{ EMIT} (\downarrow^\text{'mnegb'} \downarrow^a \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r) \text{ EMIT} (\downarrow^{'mcomb'} \downarrow^a \downarrow^r)

\rightarrow + \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{IsCons} (\downarrow^a \downarrow^b) \text{KFOLD} (\downarrow^{++} \downarrow^a \downarrow^b \uparrow^r)

\rightarrow + \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fr} \text{IsOne} (\downarrow^a) \text{IsTemp} (\downarrow^r)

\text{AUTOINC} (\downarrow^{'incb'} \downarrow^r)

\rightarrow + \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{IsOne} (\downarrow^a) \text{IsTemp} (\downarrow^r)

\text{AUTOINC} (\downarrow^{'incb'} \downarrow^r)

\rightarrow + \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fr} \text{TwoFourEight} (\downarrow^a) \text{IsTemp} (\downarrow^r)

\text{AUTOINC} (\downarrow^{'addb2'} \downarrow^a \downarrow^r)

\rightarrow + \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{TwoOp} (\downarrow^{++} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'addb2'} \downarrow^a \downarrow^r)

\rightarrow + \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r)

\text{EMIT} (\downarrow^{'addb3'} \downarrow^a \downarrow^b \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{IsCons} (\downarrow^a \downarrow^b) \text{KFOLD} (\downarrow^{++} \downarrow^a \downarrow^b \uparrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fr} \text{TwoOp} (\downarrow^{++} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'mulb2'} \downarrow^a \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{TwoOp} (\downarrow^{++} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'mulb2'} \downarrow^a \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r)

\text{EMIT} (\downarrow^{'mulb3'} \downarrow^a \downarrow^b \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{IsCons} (\downarrow^a \downarrow^b) \text{KFOLD} (\downarrow^{++} \downarrow^a \downarrow^b \uparrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{IsOne} (\downarrow^a) \text{IsTemp} (\downarrow^r)

\text{AUTOINC} (\downarrow^{'decb'} \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{TwoFourEight} (\downarrow^a) \text{IsTemp} (\downarrow^r)

\text{AUTOINC} (\downarrow^{'subb2'} \downarrow^a \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{TwoOp} (\downarrow^{--} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'subb2'} \downarrow^a \downarrow^r)

\rightarrow ^{~} \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r)

\text{EMIT} (\downarrow^{'subb3'} \downarrow^a \downarrow^b \downarrow^r)

\rightarrow / \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{IsCons} (\downarrow^a \downarrow^b) \text{KFOLD} (\downarrow^{++} \downarrow^a \downarrow^b \uparrow^r)

\rightarrow / \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{IsTemp} (\downarrow^r) \text{ EMI}T (\downarrow^{'divb2'} \downarrow^a \downarrow^r)

\rightarrow / \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r)

\text{EMIT} (\downarrow^{'divb3'} \downarrow^a \downarrow^b \downarrow^r)

\rightarrow / \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fr} \text{TwoOp} (\downarrow^{++} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'bisb2'} \downarrow^a \downarrow^r)

\rightarrow / \text{Byte} \textarrow{fr} \text{Byte} \textarrow{fa} \text{TwoOp} (\downarrow^{++} \downarrow^a \downarrow^r)

\text{EMIT} (\downarrow^{'bisb2'} \downarrow^a \downarrow^r)

\rightarrow / \text{Byte} \textarrow{fa} \text{Byte} \textarrow{fb} \text{GETTEMP} (\downarrow^\text{byte} \uparrow^r)

\text{EMIT} (\downarrow^{'bisb3'} \downarrow^a \downarrow^b \downarrow^r)
Word↓r \rightarrow ~- Word↑a GETTEMP (↓'word' ↑r)
    EMIT (↓'mneq' a↓r)
    ~ Word↑a GETTEMP (↓'word' ↑r) EMIT (↓'mcomw' a↓r)
    + Word↑a Word↑b IsCons (↓a↓b) KFOLD (↓↓a↓b↑r)
    + Word↑a Word↑r IsOne (↓a) IsTemp (↑r)
    AUTOINC (↓'incw' ↑r)
    + Word↑r Word↑a IsOne (↓a) IsTemp (↑r)
    AUTOINC (↓'incw' ↑r)
    + Word↑a Word↑r TwoFourEight (↓a) IsTemp (↑r)
    AUTOINC (↓'addw2' a↓r)
    + Word↑r Word↑a TwoFourEight (↓a) IsTemp (↑r)
    AUTOINC (↓'addw2' a↓r)
    + Word↑a Word↑r TwoOp (↓↓a↓r)
    EMIT (↓'addw2' a↓r)
    + Word↑r Word↑a TwoOp (↓↓a↓r)
    EMIT (↓'addw2' a↓r)
    + Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'addw3' a↓b↓r)
    * Word↑a Word↑b IsCons (↓a↓b) KFOLD (↓↓a↓b↑r)
    * Word↑a Word↑r TwoOp (↓↓a↓r)
    EMIT (↓'mulw2' a↓r)
    * Word↑r Word↑a TwoOp (↓↓a↓r)
    EMIT (↓'mulw2' a↓r)
    * Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'mulw3' a↓b↓r)
    - Word↑a Word↑b IsCons (↓a↓b) KFOLD (↓↓a↓b↑r)
    - Word↑r Word↑a IsOne (↓a) IsTemp (↑r)
    AUTOINC (↓'decw' ↑r)
    - Word↑r Word↑a TwoFourEight (↓a) IsTemp (↑r)
    AUTOINC (↓'subw2' a↓r)
    - Word↑r Word↑a TwoOp (↓↓↓↓a)
    EMIT (↓'subw2' a↓r)
    - Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'subw3' a↓b↓r)
    / Word↑a Word↑b IsCons (↓a↓b) KFOLD (↓↓a↓b↑r)
    / Word↑r Word↑a IsTemp (↑r) EMIT (↓'divw2' a↓b↓r)
    / Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'divw3' a↓b↓r)
    | Word↑a Word↑r TwoOp (↓↓a↓r)
    EMIT (↓'bissw2' a↓r)
    | Word↑r Word↑a TwoOp (↓↓a↓r)
    EMIT (↓'bissw2' a↓r)
    | Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'bissw3' a↓b↓r)
Long↑r → ^- Long↑a GETTEMP (↓'long' ↑r)
    EMIT (↓'mneql' ↓avr)
    ^- Long↑a GETTEMP (↓'long' ↑r) EMIT (↓'mcom1l' ↓avr)
    + Long↑a Long↑b IsCons (↑ab) KFOLD (↓↓ab↑r)
    + Long↑a Long↑r IsOne (↑a) DontTryAob (↑a)
    IsTemp (↓r) AUTOINC (↓'incl↑r)
    + Long↑r Long↑a IsOne (↑a) DontTryAob (↑a)
    IsTemp (↓r) AUTOINC (↓'incl↑r)
    + Long↑a Long↑r TwoFourEight (↑a) IsTemp (↓r)
    AUTOINC (↓'add12↑avr)
    + Long↑r Long↑a TwoFourEight (↑a) IsTemp (↓r)
    AUTOINC (↓'add12↑avr)
    + Long↑a Long↑r TwoOp (↓↓avr)
    EMIT (↓'add12' ↓avr)
    + Long↑r Long↑a TwoOp (↓↓avr)
    EMIT (↓'add12' ↓avr)
    + Long↑a Long↑b GETTEMP (↓'long' ↑r)
    EMIT (↓'add13' ↓abvr)
    * Long↑a Long↑b IsCons (↑ab) KFOLD (↓↓ab↑r)
    * Long↑a Long↑r IsTemp (↓r)
    'TimeOpt (↓'ashl' ↓'mull2') PowerTwo (↑a)
    LOG2 (↑ap↑r) EMIT (↓'ashl' ↓pvr↑r)
    * Long↑r Long↑a IsTemp (↓r)
    'TimeOpt (↓'ashl' ↓'mull2') PowerTwo (↑a)
    LOG2 (↑ap↑r) EMIT (↓'ashl' ↓pvr↑r)
    * Long↑a Long↑r TwoOp (↓↑avr)
    EMIT (↓'mul12' ↓avr)
    * Long↑r Long↑a TwoOp (↓↑avr)
    EMIT (↓'mul12' ↓avr)
    * Long↑a Long↑b PowerTwo (↑a) LOG2 (↑ap↑r)
    GETTEMP (↓'long' ↑r) EMIT (↓'ashl' ↓pvr↑r)
    * Long↑a Long↑b PowerTwo (↑b) LOG2 (↓bp↑r)
    GETTEMP (↓'long' ↑r) EMIT (↓'ashl' ↓pvr↑r)
    * Long↑a Long↑b GETTEMP (↓'long' ↑r)
    EMIT (↓'mul13' ↓abvr)
    * Long↑r Long↑a TwoFourEight (↑a)
    !K FOLD (↓↓ab↑r)
    * Long↑a Long↑r IsOne (↑a) DontTrySob (↑a)
    IsTemp (↓r) AUTODEC (↓'decl↑r)
    * Long↑r Long↑a TwoFourEight (↑a) IsTemp (↓r)
    AUTODEC (↓'sub12' ↓avr)
    * Long↑r Long↑a TwoOp (↓↓avr)
    EMIT (↓'sub12' ↓avr)
    * Long↑a Long↑b GETTEMP (↓'long' ↑r)
    EMIT (↓'sub13' ↓abvr)
    / Long↑a Long↑b IsCons (↑ab) KFOLD (↓↓ab↑r)
    / Long↑r Long↑a IsTemp (↓r) PowerTwo (↑a)
    MINUSLOG2 (↑ap↑r) EMIT (↓'ashl' ↓pvr↑r)
    / Long↑r Long↑a IsTemp (↓r) EMIT (↓'div12' ↓avr)
    / Long↑a Long↑b PowerTwo (↑a) MINUSLOG2 (↓ap↑r)
    GETTEMP (↓'long' ↑r) EMIT (↓'ashl' ↓pvr↑r)
\[ \text{Long} \text{b} \text{LONG} \text{a} \text{GETTEMP} (\downarrow \text{long'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{divl3'} \downarrow a \downarrow b \downarrow r) \]
\[ \text{Long} \text{b} \text{LONG} \text{a} \text{TwoOp} (\downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{bisl2'} \downarrow a \downarrow r) \]
\[ \text{Float} \text{r} \rightarrow \text{~ Float} \text{a} \text{GETTEMP} (\downarrow \text{float'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{mnegf'} \downarrow a \downarrow r) \]
\[ + \text{Floa} \text{t} \text{b} \text{Float} \text{a} \text{IsCons} (\downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{r} \text{TwoFourEight} (\downarrow a \downarrow) \text{IsTemp} (\downarrow r) \]
\[ \text{AUTOINC} (\downarrow \text{addf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{r} \text{Float} \text{a} \text{TwoFourEight} (\downarrow a \downarrow) \text{IsTemp} (\downarrow r) \]
\[ \text{AUTOINC} (\downarrow \text{addf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{r} \text{TwoOp} (\downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{addf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{r} \text{TwoOp} (\downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{addf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{GETTEMP} (\downarrow \text{float'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{addf3'} \downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{IsCons} (\downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{r} \text{TwoOp} (\downarrow \downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{mulf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{r} \text{Float} \text{a} \text{TwoOp} (\downarrow \downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{mulf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{GETTEMP} (\downarrow \text{float'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{mulf3'} \downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{IsCons} (\downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{r} \text{Float} \text{a} \text{TwoFourEight} (\downarrow a \downarrow) \text{IsTemp} (\downarrow r) \]
\[ \text{AUTODEC} (\downarrow \text{subf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{r} \text{Float} \text{a} \text{TwoOp} (\downarrow \downarrow \downarrow a \downarrow r) \]
\[ \text{EMIT} (\downarrow \text{subf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{GETTEMP} (\downarrow \text{float'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{subf3'} \downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{IsCons} (\downarrow a \downarrow b \downarrow r) \]
\[ + \text{Float} \text{r} \text{Float} \text{a} \text{IsTemp} (\downarrow r) \text{EMIT} (\downarrow \text{divf2'} \downarrow a \downarrow r) \]
\[ + \text{Float} \text{a} \text{Float} \text{b} \text{GETTEMP} (\downarrow \text{float'} \uparrow r) \]
\[ \text{EMIT} (\downarrow \text{divf3'} \downarrow a \downarrow b \downarrow r) \]
Double\uparrow r \Rightarrow ~- \text{Double\uparrow a GETTEMP (}'\text{double}' \uparrow r)
   \begin{align*}
   & \text{EMIT (}'\text{mnegd}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b IsCons (}'a \downarrow b) \\
   & \text{KFOLD (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow r TwoFourEight (}'a) \text{IsTemp (}'r) \\
   & \text{AUTOINC (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow r Double\uparrow a TwoFourEight (}'a) \text{IsTemp (}'r) \\
   & \text{AUTOINC (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow r TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow r Double\uparrow a TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b GETTEMP (}'\text{double}' \uparrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b IsCons (}'a \downarrow b) \\
   & \text{KFOLD (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow r TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow r Double\uparrow a TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b GETTEMP (}'\text{double}' \uparrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b IsCons (}'a \downarrow b) \\
   & \text{KFOLD (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow r Double\uparrow a TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b GETTEMP (}'\text{double}' \uparrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b IsCons (}'a \downarrow b) \\
   & \text{KFOLD (}'\text{addb}' \downarrow a \downarrow b \downarrow r) \\
   \rightarrow & \text{Double\uparrow r Double\uparrow a TwoOp (}'\text{addb}' \downarrow a \downarrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow r) \\
   \rightarrow & \text{Double\uparrow a Double\uparrow b GETTEMP (}'\text{double}' \uparrow r) \\
   & \text{EMIT (}'\text{addb}' \downarrow a \downarrow b \downarrow r)
   \end{align*}

/* Quadword specification similar to above data types */
Control instructions

Control \rightarrow Cc↑br Label↑n EMIT (↓br↓n)
  \rightarrow goto Label↑n EMIT(↓'brb brw jmp' ↓n)
Cc↑br \rightarrow Ørelop↑br Byte↑a EMIT (↓'tstb' ↓a)
  \rightarrow Ørelop↑br Word↑a EMIT (↓'tstw' ↓a)
  \rightarrow Ørelop↑br Long↑a EMIT (↓'tstl' ↓a)
  \rightarrow Ørelop↑br Float↑a EMIT (↓'tstf' ↓a)
  \rightarrow Ørelop↑br Double↑a EMIT (↓'tstd' ↓a)
  \rightarrow Relop↑br Byte↑a Byte↑b EMIT (↓'cmpb' ↓a↓b)
  \rightarrow Relop↑br Word↑a Word↑b EMIT (↓'cmpw' ↓a↓b)
  \rightarrow Relop↑br Long↑a Long↑b EMIT (↓'cmpl' ↓a↓b)
  \rightarrow Relop↑br Float↑a Float↑b EMIT (↓'cmpf' ↓a↓b)
  \rightarrow Relop↑br Double↑a Double↑b EMIT (↓'cmpd' ↓a↓b)
  \rightarrow And↑br Byte↑a Byte↑b EMIT (↓'bitb' ↓a↓b)
  \rightarrow And↑br Word↑a Word↑b EMIT (↓'bitw' ↓a↓b)
  \rightarrow And↑br Long↑a Long↑b EMIT (↓'bitl' ↓a↓b)
  \rightarrow Or↑br Byte↑a Byte↑b GETTEMP (↓'byte' ↑r)
    EMIT (↓'bisb3' ↓a↑bvr)
    FREETEMP (↑r)
  \rightarrow Or↑br Word↑a Word↑b GETTEMP (↓'word' ↑r)
    EMIT (↓'bisl3' ↓a↑bvr)
    FREETEMP (↑r)
  \rightarrow Or↑br Long↑a Long↑b GETTEMP (↓'long' ↑r)
    EMIT (↓'bisl3' ↓a↑bvr)
    FREETEMP (↑r)
Ørelop↑'beql bneq' \rightarrow Ø=
Ørelop↑'bneq beql' \rightarrow Ø<>
Ørelop↑'blss bgeq' \rightarrow Ø>
Ørelop↑'bleq bgtr' \rightarrow Ø>=
Ørelop↑'bgtr bleq' \rightarrow Ø<
Ørelop↑'bgeq blss' \rightarrow Ø<=
Relop↑'beql bneq' \rightarrow =
Relop↑'bneq beql' \rightarrow <>
Relop↑'blss bgeq' \rightarrow <
Relop↑'bleq bgtr' \rightarrow <=
Relop↑'bgtr bleq' \rightarrow >
Relop↑'bgeq blss' \rightarrow >=
And↑↑'bneq beql' \rightarrow &
Or↑'bneq beql' \rightarrow |

Procedure call instruction

Pcall \rightarrow CALL Name↑a EMIT (↓'calls' ↓a)
Transfer productions

BooleanByte↓r → ConvToByte GETTEMP (↓'byte' ↑r)
    EMIT (↓'clrb' ↓r)
BooleanWord↓r → ConvToWord GETTEMP (↓'word' ↑r)
    EMIT (↓'clrw' ↓r)
BooleanLong↓r → ConvToLong GETTEMP (↓'long' ↑r)
    EMIT (↓'clrl' ↓r)
Byte↓r → Word↑a ConvToByte (↓a) GETTEMP (↓'byte' ↑r)
    EMIT (↓'cvtwb' ↓avr)
    → Long↑a ConvToByte (↓a) GETTEMP (↓'byte' ↑r)
    EMIT (↓'cvtlb' ↓avr)
    → Float↑a ConvToByte (↓a) GETTEMP (↓'byte' ↑r)
    EMIT (↓'cvtfb' ↓avr)
    → Double↑a ConvToByte (↓a) GETTEMP (↓'byte' ↑r)
    EMIT (↓'cvtdb' ↓avr)
    → BooleanByte↑a Cc↑br
    GETLAB (↑n)
    EMIT (↓br ↓n)
    EMIT (↓'incb' ↓a)
    EMIT (↓n)

Word↓r → Byte↑a ConvToWord (↓a) GETTEMP (↓'word' ↑r)
    EMIT (↓'cvtbw' ↓avr)
    → Long↑a ConvToWord (↓a) GETTEMP (↓'word' ↑r)
    EMIT (↓'cvtlw' ↓avr)
    → Float↑a ConvToWord (↓a) GETTEMP (↓'word' ↑r)
    EMIT (↓'cvtfw' ↓avr)
    → Double↑a ConvToWord (↓a) GETTEMP (↓'word' ↑r)
    EMIT (↓'cvtdw' ↓avr)
    → BooleanWord↑a Cc↑br
    GETLAB (↑n)
    EMIT (↓br ↓n)
    EMIT (↓'incw' ↓a)
    EMIT (↓n)

Long↓r → Byte↑a ConvToLong (↓a) GETTEMP (↓'long' ↑r)
    EMIT (↓'cvtbl' ↓avr)
    → Word↑a ConvToLong (↓a) GETTEMP (↓'long' ↑r)
    EMIT (↓'cvtwl' ↓avr)
    → Float↑a ConvToLong (↓a) GETTEMP (↓'long' ↑r)
    EMIT (↓'cvtfl' ↓avr)
    → Double↑a ConvToLong (↓a) GETTEMP (↓'long' ↑r)
    EMIT (↓'cvtdl' ↓avr)
    → BooleanLong↑a Cc↑br
    GETLAB (↑n)
    EMIT (↓br ↓n)
    EMIT (↓'incl' ↓a)
    EMIT (↓n)
\[
\begin{array}{ll}
\text{Action} & \text{Symbol} \\
\text{ADDR} & \text{compose address attribute} \\
\text{AUTODEC} & \text{attempt auto-decrement optimization} \\
\text{AUTOINC} & \text{attempt auto-increment optimization} \\
\text{DELAY} & \text{delay assignment} \\
\text{EMIT} & \text{emit assembler code} \\
\text{FREETEMP} & \text{free attribute that is a temporary} \\
\text{GETLAB} & \text{obtain an internal label} \\
\text{GETREG} & \text{obtain a free register} \\
\text{GETTEMP} & \text{perform constant temporary folding and then} \\
\text{KFOOLD} & \text{return address attribute} \\
\text{LOG2} & \text{return } \log_2 \text{ of attribute's value} \\
\text{MINUSLOG2} & \text{return negative } \log_2 \text{ of value} \\
\end{array}
\]
<table>
<thead>
<tr>
<th>Predicate</th>
<th>Evaluates to true when</th>
</tr>
</thead>
<tbody>
<tr>
<td>IsByte</td>
<td>data type of attribute is a byte</td>
</tr>
<tr>
<td>IsWord</td>
<td>data type of attribute is a word</td>
</tr>
<tr>
<td>IsLong</td>
<td>data type of attribute is a long</td>
</tr>
<tr>
<td>IsFloat</td>
<td>data type of attribute is a float</td>
</tr>
<tr>
<td>IsDouble</td>
<td>data type of attribute is a double</td>
</tr>
<tr>
<td>IsQuad</td>
<td>data type of attribute is a quad</td>
</tr>
<tr>
<td>IsStack</td>
<td>attribute is top of stack</td>
</tr>
<tr>
<td>IsZero</td>
<td>attribute is constant zero</td>
</tr>
<tr>
<td>IsOne</td>
<td>attribute is constant one</td>
</tr>
<tr>
<td>IsCons</td>
<td>attributes are constants</td>
</tr>
<tr>
<td>IsReg</td>
<td>attribute is a register location</td>
</tr>
<tr>
<td>IsTemp</td>
<td>attribute is a temporary</td>
</tr>
<tr>
<td>TwoFourEight</td>
<td>attribute is constant 2, 4, or 8</td>
</tr>
<tr>
<td>PowerTwo</td>
<td>attribute is a power of 2</td>
</tr>
<tr>
<td>TwoOp</td>
<td>Two-address op-code must be used</td>
</tr>
<tr>
<td>AobOk</td>
<td>Conditions for add-one-and-branch are satisfied</td>
</tr>
<tr>
<td>DontTrySob</td>
<td>Do not try for subtract-one-and-branch</td>
</tr>
<tr>
<td>SobOk</td>
<td>Conditions for subtract-one-and-branch are satisfied</td>
</tr>
<tr>
<td>TimeOpt</td>
<td>execution speed preferred over object-code size optimization</td>
</tr>
<tr>
<td>NotIndirect</td>
<td>attribute is not already an indirect addressing mode</td>
</tr>
<tr>
<td>NotAssign</td>
<td>address operator is not immediately used as RHS of assignment statement</td>
</tr>
<tr>
<td>ConvToByte</td>
<td>convert attribute to byte data type</td>
</tr>
<tr>
<td>ConvToWord</td>
<td>convert attribute to word data type</td>
</tr>
<tr>
<td>ConvToLong</td>
<td>convert attribute to long data type</td>
</tr>
<tr>
<td>ConvToFloa</td>
<td>convert attribute to float type</td>
</tr>
<tr>
<td>ConvToDouble</td>
<td>convert attribute to double type</td>
</tr>
<tr>
<td>ConvToQuad</td>
<td>convert attribute to quad data type</td>
</tr>
</tbody>
</table>
Appendix E:  PDP-11/70 Attribute Grammar

Addressing mode productions

Address \( a \) \( \rightarrow \) DirectModes \( a \)
\( \rightarrow \) IndirectModes \( a \)

IndirectModes \( a \) \( \rightarrow \) @ DirectModes \( b \) NotIndirect \( \downarrow b \)
\( \quad \text{ADDR} (\downarrow \# \downarrow b \uparrow a) \)
\( \rightarrow \) AnotherLevel \( a \)

DirectModes \( a \) \( \rightarrow \) Datum \( a \)
\( \rightarrow \) # Datum \( b \) \( \quad \text{ADDR} (\downarrow \# \downarrow b \uparrow a) \)
\( \rightarrow \), Disp \( b \) Base \( c \) \( \quad \text{ADDR} (\downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) Register
\( \rightarrow \) Subsumptions

Base \( a \) \( \rightarrow \) DirectModes \( a \) IsReg \( \downarrow a \)
\( \rightarrow \) DirectModes \( b \) GETREG \( \downarrow \text{'word'} \uparrow a \)
\( \quad \text{EMIT} \ (\downarrow \text{'mov'} \downarrow b \downarrow a) \)
\( \rightarrow \) IndirectModes \( a \) IsReg \( \downarrow a \)
\( \rightarrow \) IndirectModes \( b \) GETREG \( \downarrow \text{'word'} \uparrow a \)
\( \quad \text{EMIT} \ (\downarrow \text{'mov'} \downarrow b \downarrow a) \)

AnotherLevel \( a \) \( \rightarrow \) @ IndirectModes \( b \)
\( \quad \text{GETREG} \ (\downarrow \text{'word'} \uparrow r) \)
\( \quad \text{EMIT} \ (\downarrow \text{'mov'} \downarrow b \downarrow r) \)
\( \quad \text{ADDR} (\downarrow \# \downarrow r \uparrow a) \)

Subsumptions \( a \) \( \rightarrow \) + Byte \( b \) Byte \( c \) IsCons \( \downarrow c \) IsReg \( \downarrow b \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) + Byte \( b \) Byte \( c \) IsCons \( \downarrow b \) IsReg \( \downarrow c \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) + Word \( b \) Word \( c \) IsCons \( \downarrow c \) IsReg \( \downarrow b \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) + Word \( b \) Word \( c \) IsCons \( \downarrow b \) IsReg \( \downarrow c \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) - Byte \( b \) Byte \( c \) IsCons \( \downarrow c \) IsReg \( \downarrow b \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)
\( \rightarrow \) - Word \( b \) Word \( c \) IsCons \( \downarrow c \) IsReg \( \downarrow b \)
\( \quad \text{ADDR} (\downarrow \downarrow b \downarrow c \uparrow a) \)

Instruction selection productions

Byte \( a \) \( \rightarrow \) Address \( a \) IsByte \( \downarrow a \)
Word \( a \) \( \rightarrow \) Address \( a \) IsWord \( \downarrow a \)
Float \( a \) \( \rightarrow \) Address \( a \) IsFloat \( \downarrow a \)
Double \( a \) \( \rightarrow \) Address \( a \) IsDouble \( \downarrow a \)
Data transfer instructions

Assignment → := Byte[a Byte[b IsZero (b) EMIT ('clrb' a)
               → := Byte[a Byte[b DELAY ('movb' b a)
               → := Word[a Word[b IsZero (b) EMIT ('clr' a)
               → := Word[a Word[b DELAY ('mov' b a)
               → := Float[a Float[b IsReg (b) DELAY ('stf' b a)
               → := Double[a Double[b IsReg (b) DELAY ('std' b a)

Special instructions

Special → := Word[d − Word[a Word[b 0<> Word[c Label[n
                IsOne (b) IsReg (d) SobOk (a+c+c+n)
                EMIT ('sob' d n)
               → := Word[d − Word[a Word[b
                Ørelop[br Word[c Label[n IsOne (b)
                AUTODEC ('dec' d)
                EMIT ('tst' c)
                EMIT ('br' n)

Arithmetic and Boolean instructions

Byte[r → ~ Byte[r Istemp (r) EMIT ('negb' r)
          → ~ Byte[a GETTEMP ('byte' r)
          EMIT ('mov' a r)
          EMIT ('negb' r)
          → ~ Byte[r Istemp (r) EMIT ('comb' r)
          → ~ Byte[a GETTEMP ('byte' r) EMIT ('mov' a r)
          EMIT ('comb' r)
          → + Byte[a Byte[b IsCons (a+b) KFOLD (a+b)
          → + Byte[a Byte[r Istemp (r)
          AUTOINC ('incb' r)
          → + Byte[r Byte[a IsOne (a) Istemp (r)
          AUTOINC ('incb' r)
          → * Byte[a Byte[b IsCons (a+b) KFOLD (a+b)
          → * Byte[a Byte[r Istemp(r)
          EMIT ('asib' r)
          → * Byte[r Byte[a Two (a) Istemp (r)
          EMIT ('asib' r)
          → Byte[a Byte[b IsCons (a+b) KFOLD (a+b)
          → Byte[r Byte[a IsOne (a) Istemp (r)
          AUTODEC ('decb' r)
          → Byte[a Byte[b IsCons (a+b) KFOLD (a+b)
          → Byte[r Byte[a Istemp (r) Two (a)
          EMIT ('asrb' r)
          → Byte[a Byte[r Istemp (r) EMIT ('bisb' a r)
          → Byte[r Byte[a Istemp (r) EMIT ('bisb' a r)
          → Byte[a Byte[b GETTEMP ('byte' r)
          EMIT ('movb' a r)
          EMIT ('bisb' b r)
\[ \text{Word}^\uparrow_a \text{Word}^\uparrow_b \text{IsCons (}^\uparrow_a^\uparrow_b\text{) KFOLD (}^\uparrow_a^\downarrow_a^\downarrow_a^\uparrow_b^\uparrow_r\text{)} } \\
\text{Word}^\uparrow_r \text{Word}^\uparrow_a \text{IsTemp (}^\uparrow_r\text{) Two (}^\downarrow_a\text{)} } \\
\text{EMIT (}^\downarrow='asr'\downarrow_r\text{) } \\
\text{Word}^\uparrow_r \text{Word}^\uparrow_a \text{PowerTwo (}^\downarrow_a\text{) MINUSLOG2 (}^\downarrow_a\uparrow_p\text{)} } \\
\text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='ash'\downarrow_p\downarrow_r\text{) } \\
\text{Word}^\uparrow_r \text{Word}^\uparrow_a \text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='div'\downarrow_a^\downarrow_r\text{) } \\
\text{Word}^\uparrow_a \text{Word}^\uparrow_b \text{GETTEMP (}^\downarrow='word'\downarrow='even'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='mov'\downarrow_a^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='div'\downarrow_b^\downarrow_r\text{) } \\
\text{Word}^\uparrow_a \text{Word}^\uparrow_r \text{IsTemp (}^\downarrow_r\text{) EMIT (}^\downarrow='bis'\downarrow_a^\downarrow_r\text{) } \\
\text{Word}^\uparrow_r \text{Word}^\uparrow_a \text{IsTemp (}^\downarrow_r\text{) EMIT (}^\downarrow='bis'\downarrow_a^\downarrow_r\text{) } \\
\text{Word}^\uparrow_a \text{Word}^\uparrow_b \text{GETTEMP (}^\downarrow='word'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='mov'\downarrow_a^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='bis'\downarrow_b^\downarrow_r\text{) } \\
\text{Float}^\uparrow_r \rightarrow \text{Float}^\uparrow_r \text{Istemp (}^\downarrow_r\text{) EMIT (}^\downarrow='negf'\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{GETTEMP (}^\downarrow='float'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='ldf'\downarrow_a^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='negf'\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{IsCons (}^\downarrow_a^\downarrow_b\text{) KFOLD (}^\downarrow_a^\downarrow_a^\downarrow_b^\uparrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_r \text{TwoFour (}^\downarrow_a\text{) IsTemp (}^\downarrow_r\text{) } \\
\text{AUTOINC (}^\downarrow='addf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{TwoFour (}^\downarrow_a\text{) IsTemp (}^\downarrow_r\text{) } \\
\text{AUTOINC (}^\downarrow='addf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_r \text{IsTemp (}^\downarrow_r\text{) EMIT (}^\downarrow='addf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{IsTemp (}^\downarrow_r\text{) EMIT (}^\downarrow='addf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{GETTEMP (}^\downarrow='float'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='ldf'\downarrow_b^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='addf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{IsCons (}^\downarrow_a^\downarrow_b\text{) KFOLD (}^\downarrow_a^\downarrow_a^\downarrow_b^\uparrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_r \text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='mulf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='mulf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{GETTEMP (}^\downarrow='float'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='ldf'\downarrow_b^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='mulf'\downarrow_b^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{IsCons (}^\downarrow_a^\downarrow_b\text{) KFOLD (}^\downarrow_a^\downarrow_a^\downarrow_b^\uparrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{TwoFour (}^\downarrow_a\text{) IsTemp (}^\uparrow_r\text{) } \\
\text{AUTODEC (}^\downarrow='subf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='subf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{GETTEMP (}^\downarrow='float'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='ldf'\downarrow_a^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='subf'\downarrow_b^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{IsCons (}^\downarrow_a^\downarrow_b\text{) KFOLD (}^\downarrow_a^\downarrow_a^\downarrow_b^\uparrow_r\text{) } \\
\text{Float}^\uparrow_r \text{Float}^\uparrow_a \text{IsTemp (}^\uparrow_r\text{) EMIT (}^\downarrow='divf'\downarrow_a^\downarrow_r\text{) } \\
\text{Float}^\uparrow_a \text{Float}^\uparrow_b \text{GETTEMP (}^\downarrow='float'\uparrow_r\text{) } \\
\text{EMIT (}^\downarrow='ldf'\downarrow_a^\downarrow_r\text{) } \\
\text{EMIT (}^\downarrow='divf'\downarrow_b^\downarrow_r\text{) }
Control instructions

Control \(\rightarrow\) Cc \(\uparrow\) br Label \(\uparrow\) n EMIT (\(\downarrow\) br \(\downarrow\) n)
\(\rightarrow\) goto Label \(\uparrow\) n EMIT (\(\downarrow\) br jmp' \(\downarrow\) n)
Cc \(\uparrow\) br \(\rightarrow\) Ørelop \(\uparrow\) br Byte \(\uparrow\) a EMIT (\(\downarrow\) tstb' \(\downarrow\) a)
\(\rightarrow\) Ørelop \(\uparrow\) br Word \(\uparrow\) a EMIT (\(\downarrow\) tst' \(\downarrow\) a)
\(\rightarrow\) Ørelop \(\uparrow\) br Float \(\uparrow\) a EMIT (\(\downarrow\) tstd' \(\downarrow\) a)
\(\rightarrow\) Relop \(\uparrow\) br Double \(\uparrow\) a EMIT (\(\downarrow\) tstd' \(\downarrow\) a)
\(\rightarrow\) Relop \(\uparrow\) br Byte \(\uparrow\) a Byte \(\uparrow\) b EMIT (\(\downarrow\) cmpb' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) Relop \(\uparrow\) br Word \(\uparrow\) a Word \(\uparrow\) b EMIT (\(\downarrow\) cmp' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) Relop \(\uparrow\) br Float \(\uparrow\) a Float \(\uparrow\) b EMIT (\(\downarrow\) cmpf' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) Relop \(\uparrow\) br Double \(\uparrow\) a Double \(\uparrow\) b EMIT (\(\downarrow\) cmpd' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) And \(\uparrow\) br Byte \(\uparrow\) a Byte \(\uparrow\) b EMIT (\(\downarrow\) bitb' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) And \(\uparrow\) br Word \(\uparrow\) a Word \(\uparrow\) b EMIT (\(\downarrow\) bit' \(\downarrow\) a \(\downarrow\) b)
\(\rightarrow\) Or \(\uparrow\) br Byte \(\uparrow\) a Byte \(\uparrow\) b GETTEMP (\(\downarrow\) byte' \(\uparrow\) r)
\(\rightarrow\) EMIT (\(\downarrow\) movb' \(\downarrow\) b \(\downarrow\) r)
\(\rightarrow\) EMIT (\(\downarrow\) bisb' \(\downarrow\) a \(\downarrow\) r)
\(\rightarrow\) Or \(\uparrow\) br Word \(\uparrow\) a Word \(\uparrow\) b GETTEMP (\(\downarrow\) word' \(\uparrow\) r)
\(\rightarrow\) EMIT (\(\downarrow\) mov' \(\downarrow\) b \(\downarrow\) r)
\(\rightarrow\) EMIT (\(\downarrow\) bis' \(\downarrow\) a \(\downarrow\) r)

Ørelop' 'beq bne' \(\rightarrow\) 0=
Ørelop' 'bne beq' \(\rightarrow\) 0<>
Ørelop' 'blt bge' \(\rightarrow\) 0>
Ørelop' 'ble bgt' \(\rightarrow\) 0>=
Ørelop' 'bgt ble' \(\rightarrow\) 0<
Ørelop' 'bge blt' \(\rightarrow\) 0<=
Relop' 'beq bne' \(\rightarrow\) =
Relop' 'bne beq' \(\rightarrow\) <>
Relop' 'blt bge' \(\rightarrow\) <
Relop' 'ble bgt' \(\rightarrow\) <=
Relop' 'bgt ble' \(\rightarrow\) >
Relop' 'bge blt' \(\rightarrow\) >=
And' 'bne beq' \(\rightarrow\) &

Procedure call instruction

Pcall \(\rightarrow\) CALL Name \(\uparrow\) a EMIT (\(\downarrow\) jsr' \(\downarrow\) FrameReg' \(\downarrow\) a)
Transfer productions

BooleanByte \rightarrow \text{ConvToByte} \text{ GETTEMP (flow) byte' input)}
\text{EMIT (\text{\textbackslash'clr}b \text{ flow)}}

BooleanWord \rightarrow \text{ConvToWord} \text{ GETTEMP (flow) word' input)}
\text{EMIT (\text{\textbackslash'clr}r \text{ flow)}}

Byte \rightarrow \text{Word} \text{ ConvToByte (flow) GETTEMP (flow) byte' input)}
\text{conversion code sequence}
\rightarrow \text{Float} \text{ ConvToByte (flow) GETTEMP (flow) byte' input)}
\text{conversion code sequence}
\rightarrow \text{Double} \text{ ConvToByte (flow) GETTEMP (flow) byte' input)}
\text{conversion code sequence}
\rightarrow \text{BooleanByte} \text{ ConvToByte (flow) GETTEMP (flow) byte' input)}
\text{GETLAB (input)}
\text{EMIT (\text{\textbackslash'br} \text{ input})}
\text{EMIT (\text{\textbackslash'inc}b \text{ flow})}
\text{EMIT (\text{\textbackslash'n} \text{ flow})}

Word \rightarrow \text{Byte} \text{ ConvToWord (flow) GETTEMP (flow) word' input)}
\text{conversion code sequence}
\rightarrow \text{Float} \text{ ConvToWord (flow) GETTEMP (flow) word' input)}
\text{conversion code sequence}
\rightarrow \text{Double} \text{ ConvToWord (flow) GETTEMP (flow) word' input)}
\text{conversion code sequence}
\rightarrow \text{BooleanWord} \text{ ConvToWord (flow) GETTEMP (flow) word' input)}
\text{GETLAB (input)}
\text{EMIT (\text{\textbackslash'br} \text{ input})}
\text{EMIT (\text{\textbackslash'inc} \text{ flow})}
\text{EMIT (\text{\textbackslash'n} \text{ flow})}

Float \rightarrow \text{Word} \text{ ConvToFloat (flow) GETTEMP (flow) float' input)}
\text{conversion code sequence}
\rightarrow \text{Byte} \text{ ConvToFloat (flow) GETTEMP (flow) float' input)}
\text{conversion code sequence}
\rightarrow \text{Double} \text{ ConvToFloat (flow) GETTEMP (flow) float' input)}
\text{EMIT (\text{\textbackslash'ndc}df \text{ flow})}

Double \rightarrow \text{Word} \text{ ConvToDouble (flow) GETTEMP (flow) double' input)}
\text{conversion code sequence}
\rightarrow \text{Byte} \text{ ConvToDouble (flow) GETTEMP (flow) double' input)}
\text{conversion code sequence}
\rightarrow \text{Float} \text{ ConvToDouble (flow) GETTEMP (flow) double' input)}
\text{EMIT (\text{\textbackslash'ldc}fd \text{ flow})}
Appendix F: Implementing Disambiguating Predicates in CFGs

Conflicts in bottom-up parsers (i.e. shift/reduce and reduce/reduce conflicts) are normally resolved by parser generators in favor of a fixed production (depending on look ahead). YACC [Johnson 75] uses a look-ahead symbol to resolve conflicts. If the look ahead does not suffice [Aho 75], shift/reduce conflicts are always resolved in favor of a shift, and reduce/reduce conflicts are always resolved in favor of the production that occurs lexically before the others that conflict. The user can therefore place the desired production before the others.

Often, as in this research, it becomes necessary to choose different productions from a conflicting set under different contexts. Disambiguating predicates are used to "dynamically" resolve conflicts. In a bottom-up parser, disambiguating predicates are (in principle) associated with every state and any configuration in the state. Upon the occurrence of a conflict, all relevant disambiguating predicates are evaluated, and the production for which the predicate evaluates to true is selected. The disambiguating predicates are evaluated in the order in which the productions are specified. Predicates are evaluated even if there is no conflict. The first production all of whose predicates evaluate to true is selected. This criterion
ensures that at most one production is selected at any given time. In general, a hierarchy of disambiguating predicates can be used to select a production. In practice, a linear ordering seems to suffice.

The following discussion suggests a technique to incorporate disambiguating predicates within a context-free bottom-up parsing framework such as YACC by suitable modification of the parser-driver.

Consider the following productions:

[P₁] a → c
[P₂] b → c
[P₃] d → e a b
[P₄] d → e b a

A reduce/reduce conflict is caused by [P₁] and [P₂]. To disambiguate this conflict, we add a non-terminal 'V', a disambiguating routine 'disamb' and tokens Tₐ and Tₚ as follows:

[P₁]  a → c V Tₐ
[P₂]  b → c V Tₚ

[P₅]  V → ε disamb(Tₐ, Tₚ);

The decision to select [P₁] or [P₂] is made by disamb when a reduction by [P₅] occurs (i.e., P₅ "triggers" the disambiguating predicate). It looks at the context (or uses any
conditions programmed by the user) and inserts either token $T_a$ or $T_b$ in the parser's input stream as an indication of its choice. The parser (if it uses look-ahead) may have already read in the look-ahead token. In this case, the disambiguating token must be inserted before any look-ahead token. If the token inserted by disamb is consumed before another similar insertion, then Buffer (explained in the next page) need only be a single global location. In general, for a k-token look-ahead parser, Buffer has to be a stack of depth k so that all k parser look-aheads can be pushed onto the buffer-stack before "disamb" inserts a token into the input stream. The following code illustrates this process.
PROCEDURE disamb(Token_1, . . . , Token_n)
BEGIN
    IF predicate_1 evaluates to true THEN
        insert(Token_1)
    ELSE
        IF predicate_2 evaluates to true THEN
            insert(Token_2)
        ELSE
            ............
    END; (* procedure disamb *)

PROCEDURE insert(Token)
BEGIN (* check if parser look-ahead exists *)
    IF parser look-ahead token exists THEN
        save(look-aheads);
        look-ahead := Token
    END; (* procedure insert *)

PROCEDURE save(Tokens)
BEGIN (* save tokens in buffer *)
    Buffers := Tokens
END; (* procedure save *)

The parser-driver is modified as follows:

SWITCH (Action) OF
    CASE Shift:
        IF no look-ahead token THEN
            Symbol := LexicalAnalyzer()
        ELSE
            Symbol := look-ahead;
            State := Nextstate(State, Symbol);
            restore(Symbol);
        END; (* case shift *)
    CASE Reduce: (* reduce by appropriate production *)
        END; (* case reduce *)
    CASE Accept: (* halt, accepting *)
        END; (* case accept *)
    CASE Error: (* halt, rejecting *)
        END; (* case error *)

PROCEDURE restore(Symbol)
BEGIN (* check if buffer is empty *)
    IF Buffer <> Empty THEN
        BEGIN
            Symbol := Buffer;
            Buffer := Empty
        END
    END; (* procedure restore *)