|
|
By Year:
2013,
2012,
2011,
2010,
2009,
2008,
2007,
2006,
2005,
2004,
2003,
2002,
2001,
2000,
1999,
1998
By Topic:
-
-
-
 The gem5 simulatorNathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, David A. WoodACM SIGARCH Computer Architecture News, 2011
Local copy: pdf
Web Site: http://gem5.org/
- A Primer on Memory Consistency and Cache Coherence
,
Daniel J. Sorin, Mark D. Hill, and David A. Wood,
Synthesis Lectures in Computer Architecture, Morgan & Claypool Publishers, May 2011.
Draft copy of front matter and introductory chapter: pdf
Synthesis Lectures in Computer Architecture Home Page:
html
- Calvin: Deterministic or Not? Free Will to Choose,
Derek R. Hower, Polina Dudnik, David A. Wood, and Mark D. Hill
17th International Symposium on High-Performance Computer Architecture (HPCA), Februrary 2011.
Local copy: pdf
Talk: pptx
- Safe and Efficient Supervised Memory Systems,
Jayaram Bobba, Marc Lupon, Mark D. Hill, and David A. Wood
17th International Symposium on High-Performance Computer Architecture (HPCA), Februrary 2011.
Local copy: pdf
Talk: pptx
-
Notary: Hardware Techniques to Enhance Signatures,
Luke Yen, Stark C. Draper, and Mark D. Hill
41st International Symposium on Microarchitecture (MICRO),
November 2008.
Local copy: pdf
Talk: ppt
-
Is Transactional Memory an Oxymoron?,
Mark D. Hill
Very Large Data Bases (VLDB)
August 2008.
Keynote Talk: ppt
-
-
- OS Support for Virtualizing Transactional Memory,
Michael M. Swift, Haris Volos, Neelam Goyal, Luke Yen, Mark D. Hill and David A Wood
Third ACM SIGPLAN Workshop on Transactional Memory (TRANSACT), February 2008.
Local copy: pdf
Talk: ppt
Also appears as Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2008-1630,
February 2008.
- Pathological Interaction of Locks with Transactional Memory,
Haris Volos, Neelam Goyal and Michael M. Swift
Third ACM SIGPLAN Workshop on Transactional Memory (TRANSACT), February 2008.
Local copy: pdf
Talk: ppt
Also appears as Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2008-1631,
February 2008.
-
Amdahl's Law in the Multicore Era,
Mark D. Hill and Michael R. Marty,
IEEE Computer, July 2008.
Local copy: pdf
Supplementary Website: http://www.cs.wisc.edu/multifacet/amdahl/
Related Talks: Google TechTalk 02/2009
Related Talks: HPCA
Keynote 02/2008 and
Colloquium 01/2010
Original Technical Report (UW CS-TR-2007-1593,
April 2007): pdf
- Performance Pathologies in Hardware Transactional Memory,
Jayaram Bobba, Kevin E. Moore, Haris Volos, Luke Yen, Mark D. Hill, Michael M. Swift, and David A. Wood
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences, January-February 2008.
(Shorter, award version of ISCA 2007 Paper)
-
Virtual Hierarchies,
Michael R. Marty and Mark D. Hill,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
January-February 2008.
Local copy: pdf
(Shorter, award version of ISCA 2007 Paper)
-
Single-Threaded vs. Multithreaded: Where Should We Focus?,
Joel Emer, Mark D. Hill, Yale N. Patt,
Joshua J, Yi, Derek Chiou, and Resit Sedag,
IEEE Micro Special Issue: Computer Archtecture Debates,
November-December 2007.
Local copy: pdf
-
Implementing Signatures for Transactional Memory,
Daniel Sanchez, Luke Yen, Mark D. Hill, and Karthikeyan Sankaralingam
40th International Symposium on Microarchitecture (MICRO),
December 2007.
Local copy: pdf
Talk: ppt
-
Design and Implementation of Signatures for Transactional Memory Systems,
Daniel Sanchez,
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2007-1611,
September 2007.
Local copy: pdf
Talk: ppt
-
A Case for Deconstructing Hardware Transactional Memory Systems,
Mark D. Hill, Derek Hower, Kevin E. Moore, Michael M. Swift, Haris Volos and David A. Wood
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2007-1594,
June 2007.
Local copy: pdf
Also appears as
Dagstuhl Seminar Proceedings 07361, editors Albert Cohen, Maria J. Garzaran, Christian Lengauer, and Samuel P. Midkiff,
2008.
-
-
- Log-based Transactional Memory,
Overview Talk, April 2007.
-
Amdahl's Law in the Multicore Era,
Mark D. Hill and Michael R. Marty
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2007-1593,
April 2007.
Local copy: pdf
- LogTM-SE: Decoupling Hardware Transactional Memory from Caches,
Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E. Moore, Haris Volos, Mark D. Hill, Michael M. Swift, and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2007.
Local copy: pdf
Talk: ppt,
pdf
- Interactions
Between Compression and Prefetching in Chip Multiprocessors,
Alaa R. Alameldeen and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2007.
Local copy: pdf
Talk: ppt,
pdf
-
A Hardware Memory Race Recorder for Deterministic Replay,
Min Xu, Rastislav Bodik, and Mark D. Hill,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
January-February 2007.
(Summarizes ``Flight Data Recorder'' work from ISCA 2003 and
ASPLOS 2006 papers).
Local copy: pdf
Talk: ppt (based on Xu's 2006 Ph.D. Defense)
-
Coherence Ordering for Ring-based Chip Multiprocessors,
Michael R. Marty and Mark D. Hill,
39th International Symposium on Microarchitecture (MICRO),
December 2006.
Local copy: pdf
Talk: ppt
-
ASR: Adaptive Selective Replication for CMP Caches,
Bradford M. Beckmann, Michael R. Marty, and David A. Wood,
39th International Symposium on Microarchitecture (MICRO),
December 2006.
Local copy: pdf
Talk: ppt
-
-
-
IPC Considered Harmful for Multiprocessor Workloads,
Alaa R. Alameldeen and David A. Wood,
IEEE Micro,
Jul-Aug 2006.
Local copy: pdf
-
An Operational Semantics for LogTM,
Ben Liblit,
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2006-1571,
August 2006.
Local copy: pdf
- LogTM: Log-based Transactional Memory,
Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill and David A. Wood
International Symposium on High Performance Computer Architecture (HPCA), February 2006.
Local copy: pdf
Talk: ppt,
pdf
-
- GEMS: Multifacet's General Execution-driven Multiprocessor Simulator,
Michael R. Marty, Bradford Beckmann, Luke Yen, Alaa R. Alameldeen, Min Xu, and Kevin Moore
Tutorial at the International Symposium on Computer Architecture (ISCA), June 2005.
Talk: ppt
-
-
Thread-Level Transactional Memory,
Kevin E. Moore, Mark D. Hill, and David A. Wood,
Univ. of Wisconsin Computer Sciences Technical Report CS-TR-2005-1524,
March 2005.
Local copy: pdf
- Improving Multiple-CMP Systems Using Token Coherence,
Michael R. Marty, Jesse D. Bingham, Mark D. Hill, Alan J. Hu, Milo M.K. Martin and David A. Wood,
International Symposium on High Performance Computer Architecture (HPCA), February 2005.
Local copy: pdf
Talk: ppt
Extended Talk: ppt
-
Interaction Cost: For When Event Counts Just Don't Add Up,
Brian A. Fields, Rastislav Bodik, Mark D. Hill, and Chris J. Newburn,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
November-December 2004.
Local copy: pdf
Expanded TACO 2004 Journal Version
-
Managing Wire Delay in Large Chip-Multiprocessor Caches,
Bradford M. Beckmann and David A. Wood,
37th International Symposium on Microarchitecture (MICRO),
December 2004.
Local copy: pdf
Talk: htm and
ppt
-
Future Computer Advances are Between a Rock (Slow Memory)
and a Hard Place (Multithreading)
(Talk to CSTB and US government agencies),
Mark D. Hill,
The National Academies's Computer Science and Telecommunications Board (CSTB) Meeting,
October 2004.
Talk: ppt
-
Thread-Level Transactional Memory,
Kevin E. Moore
Wisconsin Industrial Affiliates Meeting,
October 2004.
Talk: pdf, ppt
-
-
A Future of Parallel Computer Architectures
(Keynote talk to parallel software researchers),
Mark D. Hill,
International Conference on Parallel Processing (ICPP), August 2004.
Talk: ppt
-
-
Using Speculation to Simplify Multiprocessor Design,
Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, and David A. Wood,
International Parallel and Distributed Processing Symposium (IPDPS),
April 2004.
Local copy: pdf
Talk: ppt
-
Evaluating a $2M Commercial Server on a $2K PC and Related Challenges (Invited Talk),
Mark D. Hill,
Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2004.
Talk Abstract: pdf
Talk:
ppt
-
Token Coherence: A New Framework for Shared-Memory Multiprocessors,
Milo M.K. Martin, Mark D. Hill and David A. Wood,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
November-December 2003.
Local copy: pdf
Original ISCA 2003 Paper: pdf
Token Coherence Bibliography: html
-
Addressing Workload Variability in Architectural Simulations,
Alaa R. Alameldeen and David A. Wood,
IEEE Micro Special Issue: Micro's Top Picks from Microarchitecture Conferences,
November-December 2003.
Local copy: pdf
(Shorter, award version of HPCA 2003 Paper)
-
TLC: Transmission Line Caches,
Bradford M. Beckmann and David A. Wood,
36th International Symposium on Microarchitecture (MICRO),
December 2003.
Local copy: pdf
Talk: htm and
ppt
-
Using Interaction Costs for Microarchitectural Bottleneck Analysis,
Brian A. Fields, Rastislav Bodik, Mark D. Hill, and Chris J. Newburn,
36th International Symposium on Microarchitecture (MICRO),
December 2003.
Local copy: pdf
Talk: ppt
Expanded TACO 2004 Journal Version: pdf
-
Challenges in Computer Architecture Evaluation,
Kevin Skadron, Margaret Martonosi, David I. August, Mark D. Hill, David
J. Lilja, and Vijay S. Pai.
IEEE Computer, August 2003.
Local copy: pdf
-
Revisiting "Multiprocessors Should Support Simple Memory
Consistency Models"
(Talk to software memory consistency model researchers),
Mark D. Hill,
Dagstuhl Seminar 03431
on Hardware and Software Consistency Models: Programmability and Performance,
October 2003.
Abstract: txt
Talk: ppt
Original 1998 Paper: pdf
-
-
-
-
Dynamic Verification of End-to-End Multiprocessor Invariants,
Daniel J. Sorin, Mark D. Hill, and David A. Wood,
International Conference on Dependable Systems and Networks (DSN, formerly FTCC), June 2003.
Local copy: pdf
Talk: ppt
-
Analytic Evaluation of Shared-Memory Architectures,
Daniel J. Sorin, Jonathan L. Lemon, Derek L. Eager, and Mary K. Vernon,
Transactions on Parallel and Distributed Systems, February 2003.
Submitted version available as University of Wisconsin Dept. of Computer Sciences Technical Report CS-TR-2000-1404b, January 2000.
Local copy: pdf
-
Simulating a $2M Commercial Server on a $2K PC,
Alaa R. Alameldeen, Milo M.K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill and David A. Wood,
IEEE Computer, February 2003.
Local copy: pdf
Talk: ppt
-
Variability in Architectural Simulations of Multi-threaded Workloads,
Alaa R. Alameldeen and David A. Wood,
9th International Symposium on High Performance Computer Architecture (HPCA),
February 2003.
Local copy: pdf
Talk: ppt, pdf
(Shorter, award version appears in Micro's Top Picks, Nov/Dec 2003)
-
Memory System Behavior of Java-Based Middleware,
Martin Karlsson, Kevin E. Moore, Erik Hagersten and David A. Wood,
9th International Symposium on High Performance Computer Architecture (HPCA),
February 2003.
Local copy: pdf
Talk: pdf, ppt
-
Data Page Layouts for Relational Databases on Deep Memory Hierarchies,
Anastassia Ailamaki, David J. DeWitt, and Mark D. Hill,
The VLDB Journal, 11(3), 2002.
Local copy: pdf
-
-
Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol,
Daniel J. Sorin, Manoj Plakal, Anne E. Condon, Mark D. Hill, Milo M. K. Martin and David A. Wood,
IEEE Transactions on Parallel and Distributed Systems, June 2002 (vol 13, number 6).
(Previously available as Dept. of Computer Sciences Technical Report
CS-TR-2000-1412, March 2000.)
Local copy: pdf
Online protocol examples in html
-
Harnessing Moore's Law
(Talk to computer science undergraduates),
Mark D. Hill,
Several venues, 2002-03.
Abstract: txt
Talk: ppt
-
-
-
Memory Characterization of the ECperf Benchmark,
Martin Karlsson, Kevin E. Moore, Erik Hagersten, and David A. Wood,
Workload on Memory Performance Issues (WMPI), 2002.
Local copy: pdf.
-
Evaluating Non-deterministic Multi-threaded Commercial Workloads,
Alaa R. Alameldeen, Carl J. Mauer, Min Xu, Pacia J. Harper, Milo M.K. Martin, Daniel J. Sorin, Mark D. Hill and David A. Wood,
Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2002.
Local copy: pdf
Talk: pdf and
ppt
-
Bandwidth Adaptive Snooping,
Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, and David A. Wood,
8th International Symposium on High Performance Computer Architecture (HPCA),
February 2002.
Local copy: pdf
Talk: pdf and
ppt
-
Correctly Implementing Value Prediction in Microprocessors that Support Multithreading or
Multiprocessing,
Milo M. K. Martin, Daniel J. Sorin, Harold W. Cain, Mark D. Hill, and Mikko H. Lipasti,
34th International Symposium on Microarchitecture (MICRO),
December 2001.
Local copy: pdf
Talk: pdf and
ppt
-
Weaving Relations for Cache Performance,
Anastassia G. Ailamaki, David J. DeWitt, Mark D. Hill, and Marios Skounakis,
International Conference on Very Large Databases (VLDB), 2001.
Received VLDB 2001 Best Paper Award
Local copy: pdf
Talk: ppt
-
-
Estimating the Selectivity of XML Path Expressions for Internet Scale Applications,
Ashraf Aboulnaga, Alaa R. Alameldeen, and Jeffrey F. Naughton,
International Conference on Very Large Databases (VLDB), 2001.
Local copy: pdf.
-
-
Timestamp snooping: an approach for extending SMPsMilo M. K. Martin, Daniel J. Sorin, Anatassia Ailamaki, Alaa R. Alameldeen, Ross M. Dickson, Carl J. Mauer, Kevin E. Moore, Manoj Plakal, Mark D. Hill, David A. WoodASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, 2000
Local copy: pdf
Talk: pdf
-
Fast Checkpoint/Recovery to Support Kilo-Instruction Speculation and Hardware Fault Tolerance,
Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, and David A. Wood,
Dept. of Computer Sciences Technical Report CS-TR-2000-1420, October 2000.
Local copy: pdf
and ps
- Readings
in Computer Architecture,
Mark D. Hill, Norman P. Jouppi, and Gurindar S. Sohi,
Morgan Kaufmann Publishers (now Elsevier), ISBN 1-55860-539-8, 2000.
Near-final versions of:
Preface:
pdf
and
ps
Table of Contents:
pdf
and
ps
Web Component:
html or
html mirror
-
Making Pointer-Based Data Structures Cache Conscious,
Trishul M. Chilimbi, Mark D. Hill, and James R. Larus,
IEEE Computer, December 2000.
Local copy: pdf
-
-
Fast and Portable Parallel Architecture Simulators: Wisconsin Wind Tunnel II,
Shubhendu S. Mukherjee, Steven K. Reinhardt, Babak Falsafi, Mike
Litzkow, Steven Huss-Lederman, Mark D. Hill, James R. Larus, and David
A. Wood,
IEEE Concurrency, October-December 2000.
Local copy: pdf
-
Concurrent Garbage Collection Using Program Slices
on Multithreaded Processors,
Manoj Plakal and Charles N. Fischer,
The
International Sympsosium on Memory Management (ISMM), October 2000
(co-located with OOPSLA 2000).
Local copy: pdf
-
AMVA Techniques for High Service Time Variability,
Derek L. Eager, Daniel J. Sorin, and Mary K. Vernon,
ACM SIGMETRICS, June 2000.
Local copy: pdf
-
Analytic Evaluation of Shared-Memory Architectures
for Heterogeneous Applications,
Daniel J. Sorin, Jonathan L. Lemon, Derek L. Eager, and Mary K. Vernon,
Submitted to Transactions on Parallel and Distributed Systems
and currently available as University of Wisconsin Dept. of
Computer Sciences Technical Report CS-TR-2000-1404b, January 2000.
Local copy: pdf
and ps
-
Characterizing a Java Implementation of TPC-W,
Todd Bezenek, Trey Cain, Ross Dickson, Timothy Heil, Milo Martin,
Collin McCurdy, Ravi Rajwar, Eric Weglarz, Craig Zilles, and Mikko Lipasti,
Workshop On Computer Architecture Evaluation Using Commercial Workloads
(CAECW), January 2000.
Talk: pdf
Project Page: html
-
DBMSs on a modern processor: Where does time go?,
Anastassia Ailamaki, David J. DeWitt, Mark D. Hill, and David A. Wood,
International Conference on Very Large Databases (VLDB), September 1999.
Local copy: pdf
and ps
Talk: ppt
-
-
-
-
Using Lamport Clocks to Reason About Relaxed Memory Models,
Anne E. Condon, Mark D. Hill, Manoj Plakal and Daniel J. Sorin,
International Symposium on High-Performance Computer Architecture (HPCA), January 1999.
Local copy: pdf
Talk:
pdf and
ps
Any opinions, findings, and conclusions or recommendations
expressed on these pages are those of the author(s) and do not
necessarily reflect the views of the National Science Foundation
or any other sponsor.
Last modified: Friday, 26-Apr-2013 16:27:47 CDT
|
